A Gilbert Mixer with High Gain for 18 GHz Application

Man-Long Her, Chun-Yuan Huang, Pao-Hsun Wu Department of Communications Engineering, Feng-Chia University, 100, Wen-Hua Rd., Taichung, 407, Taiwan m9902524@fcu.edu.tw

Abstract—The aim of this paper is presented A Gilbert mixer with passive balun for 18 GHz application. It was used Taiwan Semiconductor provided by TSMC CMOS 0.18 μ m process. We proposed mixer consists of Gilbert Cell, RF and LO stage matching and the IF buffer amplifier. Finally, at the operation voltage of Vdd = 1.8 V, RF frequency =18 GHz, LO frequency =17 GHz, the conversion gain is about 11.676 dB, input P1dB and power consumption are about -15 dBm and 54 mW. The chip size including all testing pads is $0.82 \times 0.79 \text{ mm}^2$.

Keywords: Ku-band, Buffer, and Gilbert Mixer.

I. INTRODUCTION

Mixer is one of the key components of wireless communication systems. Many portable communication systems which at least have two mixer, one is the receiving chain and another is transmitting chain. A double-balanced Gilbert-type mixer is widely used as the down-converter in RF CMOS receivers, since it contribute a high impedance input to the LNA, yet is capable of driving a low impedance load at its output. However, due to its relatively high noise figure, it often limits the receiver noise performance. A physical understanding of 1/f noise mechanisms in active mixers is crucial to identify and eliminate the noise sources. Due to frequency translation, the flicker noise of the transconductance stage up-converts to the local oscillator (LO) frequency and its odd harmonics.

We adopted integrated process to fabricate the circuit. Owing to the improvement of the CMOS technology in recent years, CMOS technology is another choice for the RF circuits above 10 GHz [5]. For Ku-band applications, a 12-GHz silicon bipolar receiver is demonstrated for digital satellite applications.

The proposed mixer was designed, simulated, and fabricated based on a 0.18 μm 1P6M standard RF CMOS process design kit (PDK) from Taiwan semiconductor

manufacturing company (TSMC).

II. DESIGN OF CIRCUIT

We proposed a Gilbert mixer with IF buffer. This circuit structure of the proposed mixer consists of the input matching, current mirror, common-source transconductance stage, switching mixer core and the IF buffer amplifier, as illustrated in figure 1.




Figure 1. Ku-band Mixer design concept

To design a Gilbert cell mixer, first is to determine the size of the transistor and the bias condition. In conventional Gilbert mixer, the function of the transistors M_1 and M_2 is a differential transconductance amplifier as illustrated in figure 2. Therefore, the large transconductance (g_m) and minimum noise figure is the main consideration for this stage.




Figure 2. Conventional Gilbert mixer structure

M₁ and the M₂ is the input stage, they will change the RF

voltage single to currant single, gain and linearity is the important factor in concerning the part that design of transconductance, in order to enhance the linearity, and reduce the voltage, we can to use two ground-source pair to replace the convention differential pair in the input stage. In figure 3 because in the same of transistors size and bias, and the ground-source pair linearity was better than differential pair linearity. The differential pair and ground-source pair are shown in figure 3.

For differential pair

$$I_{D1} - I_{D2} = \frac{1}{2} \mu_n C_{ox} (\frac{W}{L}) (V_{in}) \sqrt{\frac{4I_{ss}}{\mu_n C_{ox} (W/L)} - (V_{in})^2}$$
 (1)

For ground-source pair

$$I_{D1} - I_{D2} = \frac{1}{2} \mu_n C_{ox} (\frac{W}{L}) [(V_{gs1} - V_{TH})^2 - (V_{gs2} - V_{TH})^2]$$

$$= \frac{1}{2} \mu_n C_{ox}(\frac{W}{I})(V_{gs1} - V_{gs2}) \cdot (V_{gs1} + V_{gs2} - 2V_{TH})$$
 (2)

$$= \mu_n C_{ox}(\frac{W}{L})(V_{GS} - V_{TH}) \cdot (V_{in})$$




Figure 3. (a) The differential pair (b) The ground-source pair

The above equations knowing that the output current and input voltage is linearity dependence for ground-source pair, therefore, has the better linearity.

In addition to adopt ground-source part to improvement the linearity, increase gate voltage of M1, M2 (VGS-VT), also may increase mixer linearity of input stage. In the fixed bias, increase gate voltage will result in transconductance decreasingly, therefore, reduce the mixer's gain and increase the noise figure of the second stage, in generally low voltage design, gain and linearity are trade off of the mixer. Increasing M₁ and M₂ width will raise the mixer conversion, but add unnecessary junction capacitance.




Figure 4. The IF buffer stage

Figure 4 shows the active balun and buffer, it will unbalance input single to transform balance output single, it's consist of the transconductance stage, active load stage, and IF buffer stage. The transistors ML3 and ML4, resistors RL3 and RL3 are active load stage, it same of mixer core, Major increase impedance made gain risen. The transistors M7 and M8 are transconductance stage, it was used to inject differential IF signal. The buffer for 50 Ω output matching network.

The figure 5 is the complete schematic of the Ku-band mixer. In the figure, we can divide the circuit into as Gilbert mixer structure and IF buffer.




Figure 5. Complete schematic of Ku-band mixer.

III. SIMULATED AND MEASURED RESULTS

The process design kit of the 0.18-µm CMOS technology of the TSMC was proposed. The Agilent advanced design system (ADS) simulator is applied in this paper. The simulated results of a 18 GHz mixer are shown in figure 6 to figure 13.

For the simulated results. When the LO power is decided, we analyze the performances of frequency response by using small signal and large signal, which are illustrated in figure 6 to figure 11. The conversion gain of 11.676 dB at 18 GHz, the noise figure of 7.989 dB, the RF return loss is -25.42 dB at 18 GHz, the LO return loss is -24.748 dB at 17 GHz, the IF return loss is -12.754 dB at 1 GHz, and a P_{1dB} of -15 dBm were obtained. The total chip size was $0.84 \times 0.77 \text{ mm}^2$ including the pads. the power consumption was 54 mW.




Figure 6. Simulated results of RF input return loss.




Figure 7. Simulated results of LO input return loss



Figure 8. Simulated results of IF output return loss.



Figure 9. Simulated results of conversion gain.




Figure 10. Simulated results of P_{1dB}.




Figure 11. Simulated results of noise figure.

The isolation performance indicates the signal leakage form port to port in mixers. It will influence the quality of the communication. The critical issues are the LO to RF isolation, LO to IF isolation, and RF to IF isolation. Figure 12 is shown the LO to RF isolation, figure 13 shows the LO to IF isolation and figure 14 shows the RF to IF isolation of the CMOS Gilbert cell mixer. Figure 12 is shown the simulated results of LO to RF isolation is 50.713 dB, the LO to IF isolation is 45.021 dB, the RF to IF isolation is 37.738 dB.




Figure 12. Simulated results of LO to RF isolation.




Figure 13. Simulated results of LO to IF isolation.




Figure 14. Simulated results of RF to IF isolation.




Figure 15. Layout for the Ku-band mixer chip.

IV. CONCLUSIONS

The design of a 18 GHz for CMOS Gilbert mixer wireless application has been presented. The Agilent advanced design system (ADS) simulator is applied in this paper. In mixer design, using an IF buffer to provides good conversion gain, noise figure and return loss. The maximum gain is the 11.676 dB. It consumes 54 mW from 1.8 V supply voltage and occupies an area of only $0.82 \times 0.79 \text{ mm}^2$. Figure 15 is Layout of mixer chip.

TABLE I. Mixer Performance Comparison

Specification	This work	[14]	[15]
Technology	0.18 μm	0.18 μm	0.18 μm
	CMOS	CMOS	CMOS
Operation Voltage	1.8 V	N/A	1.8 V
RF Input Frequency	18 GHz	12.1 GHz	10.29 GHz
LO Input Frequency	17 GHz	3 GHz	N/A
Conversion Gain	11.676 dB	6 dB	8.8 dB
Input P _{1dB}	-15 dBm	-12 dBm	-16.5 dBm
Noise Figure	7.989 dB	15 dB	12.5 dB
	(DSB)	(DSB)	(DSB)
Die Area	0.6478 mm ²	0.7225 mm ²	0.7396 mm ²

V. ACKNOWLEDGMENT

The authors would like to thank the National Science Council of Taiwan (NSTC), and the chip implementation center (CIC) for their assistance with chip fabrication.

VI. REFERENCES

- Wen-Lin Chen, [1] "A Ku-Band Interference-Rejection CMOS Low-Noise Amplifier Using Current-Reused Stacked Common-Gate Topology", IEEE VOL. 17, NO. 10, OCTOBER 2007
- C.-H Liao, Y.-K. Chu, D.-R. Huang, and H.-R. Chuang "A 5.7-GHz [2] Low-Power and High-Gain 0.18-µm CMOS Double-Baluanced Mixer for WLAN" Wireless Technology, 2005. The European Conference on 3-4 Oct. 2005 Page (s): 265 - 267
- J. A. Bruder, J. T. Carlo, J. H. Gurney, and J. Gorman, "IEEE Standard Letter Designations for Radar-Frequency Bands", IEEE [3] Standard Letter Designations for Radar-Frequency Bands, Aerospace & Electronic Systems Society, pp. 1-3, January 2003.
- [4] Behzad Razavi, "RF Microelectronics", Prentice Hall PTR., 1998.
- David M. Pozar, "Microwave Engineering", 2nd edition, Wiley, 2000. [5]
- Su, Z.C.; Lin, Z.M.; Lyu, J.Y. "A High Conversion Gain Mixer with Active Balun for UWB and WiMAX Systems" Electron Devices and Solid-State Circuits, 2007. EDSSC 2007. IEEE Conference on 20-22 Dec. 2007 Page(s): 981 – 984.
- Kai Chang, "RF and Microwave Circuit and Component Design forWireless Systems" Wiley, 2002.

- Molavi, R., Mirabbasi, S., Hashemi, M., "A Wideband CMOS LNADesign Approach", Circuits and Systems, 2005. ISCAS 2005, pp.5107 – 5110, IEEE International Symposium on 23-26 May 2005.
- T. K. Nguyen, N. J. Oh, C. Y. Cha, Y. H. Oh, G. J. Ihm, and S. G. Lee, "Image-rejection CMOS low noise amplifier design optimization techniques" IEEE Trans. Microw. Theory Tech., vol. 53, no. 2, pp. 538-547, Feb. 2005.
- M. H. Koroglu and P. E. Allen, "A 1.9GHz image-reject front-end with automatic tuning in a 0.15 um CMOS technology" IEEE Int.Solid-State Circuits Conf. Tech. Dig., San Francisco, CA, Feb. 2003,pp. 264-265.
- H. Samavati, H. R. Rategh, and T. H. Lee, "A 5 GHz CMOS wireless LAN receiver front end" IEEE J. Solid-State Circuits, vol. 35, no. 5, pp. 765-772, May 2000.
- M. Bao, H. Jacobsson, L. Aspemyr, G. Carchon, and X. Sun, "A 9-31-GHz subharmonic passive mixer in 90-nm CMOS technology", IEEE J. Solid-State Circuits, vol. 41, no. 10, pp. 2257-2264, Oct.
- Pan Renjing, Yeo Kiat Seng and Zheng Yuanjin, "A Low-Voltage Low-Power High Linear and Wide-Band Mixer", in Proc. IEEE International Symposium on Integrated Circuits, pp. 341-344, 2007.
- Brad R. Jackson, Carlos E. Saavedra, "A CMOS Ku-Band 4x Subharmonic Mixer", IEEE URNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 6, June 2008.
- Goo-Young Jung, Jae-Hoon Shin, and Tae-Yeoul Yun, "A low-noise UWB CMOS mixer using current bleeding and resonant inductor techniques," Miceowave and Optical Technology Letter, vol. 49, issue 4, pp. 1595-1597, July 2007.