



Female Connector, bottom and right




Title		
Size	Number	Revision
A		
Date:	12/16/2021	Sheet of
File:	C:\Users\...\femaleConnector.SchDoc	Drawn By:

Female Connector, bottom and right




Title		
Size	Number	Revision
A		
Date:	12/16/2021	Sheet of
File:	C:\Users\...\femaleConnector.SchDoc	Drawn By:

Female Connector, bottom and right






Title		
Size	Number	Revision
A		
Date:	12/16/2021	Sheet of
File:	C:\Users\...\femaleConnector.SchDoc	Drawn By:




Female Connector, bottom and right






Title		
Size	Number	Revision
A		
Date:	12/16/2021	Sheet of
File:	C:\Users\...\femaleConnector.SchDoc	Drawn By:




Title		
Size	Number	Revision
A		
Date:	12/16/2021	Sheet of
File:	C:\Users\...\flash_single.SchDoc	Drawn By:




Title		
Size	Number	Revision
A		
Date:	12/16/2021	Sheet of
File:	C:\Users\...\flash_single.SchDoc	Drawn By:






Title		
Size	Number	Revision
A		
Date:	12/16/2021	Sheet of
File:	C:\Users\...\flash_single.SchDoc	Drawn By:





Copied from eval board data sheet




Title		
Size	Number	Revision
A		
Date: 12/16/2021		Sheet of
File: C:\Users\...\fpga_power.SchDoc		Drawn By:




Title		
Size	Number	Revision
A4		
Date:	12/16/2021	Sheet of
File:	C:\Users\...\fpga_regulator.SchDoc	Drawn By:





Title		
Size	Number	Revision
A		
Date:	12/16/2021	Sheet of
File:	C:\Users\...\fpga_single.SchDoc	Drawn By:




Title		
Size	Number	Revision
A		
Date:	12/16/2021	Sheet of
File:	C:\Users\...\fpga_single.SchDoc	Drawn By:



Title		
Size	Number	Revision
A		
Date:	12/16/2021	Sheet of
File:	C:\Users\...\fpga_single.SchDoc	Drawn By:




Title		
Size	Number	Revision
A		
Date:	12/16/2021	Sheet of
File:	C:\Users\...\fpga_single.SchDoc	Drawn By:




Title		
Size	Number	Revision
A		
Date:	12/16/2021	Sheet of
File:	C:\Users\...\global_clk.SchDoc	Drawn By:

Male Connector, top and left




Title		
Size	Number	Revision
A		
Date:	12/16/2021	Sheet of
File:	C:\Users\...\maleConnector.SchDoc	Drawn By:

Male Connector, top and left




Title		
Size	Number	Revision
A		
Date:	12/16/2021	Sheet of
File:	C:\Users\...\maleConnector.SchDoc	Drawn By:

Male Connector, top and left




Title		
Size	Number	Revision
A		
Date:	12/16/2021	Sheet of
File:	C:\Users\...\maleConnector.SchDoc	Drawn By:


Male Connector, top and left




Title		
Size	Number	Revision
A		
Date:	12/16/2021	Sheet of
File:	C:\Users\...\maleConnector.SchDoc	Drawn By:




Title		
Size	Number	Revision
A		
Date:	12/16/2021	Sheet of
File:	C:\Users\...\prototype_LED.SchDoc	Drawn By:




Title		
Size	Number	Revision
A		
Date:	12/16/2021	Sheet of
File:	C:\Users\...\prototype_LED.SchDoc	Drawn By:



Title		
Size	Number	Revision
A		
Date:	12/16/2021	Sheet of
File:	C:\Users\...\prototype_LED.SchDoc	Drawn By:



Title		
Size	Number	Revision
A		
Date:	12/16/2021	Sheet of
File:	C:\Users\...\prototype_LED.SchDoc	Drawn By:



Title		
Size	Number	Revision
A3		
Date:	12/16/2021	Sheet of
File:	C:\Users\...\TopLevel.SchDoc	Drawn By: