


ALSU

Arithmetic Logic Shift Unit



By: Khaled Ahmed Hamed

Under supervision of eng. Kareem Waseem

For more details, [Github Repo](#)

Design Specs:

Inputs

Each input bit except for the clk and rst will have a DFF in front of its port. Any processing will take place from the DFF output.

Input	Width	Description
clk	1	Input clock
rst	1	Active high asynchronous reset
A	3	Input port A
B	3	Input port B
cin	1	Carry in bit, only valid to be used if the parameter FULL_ADDER is "ON"
serial_in	1	Serial in bit, used in shift operations only
red_op_A	1	When set to high, this indicates that reduction operation would be executed on A rather than bitwise operations on A and B when the opcode indicates AND and XOR operations
red_op_B	1	When set to high, this indicates that reduction operation would be executed on B rather than bitwise operations on A and B when the opcode indicates AND and XOR operations
opcode	3	Opcode has a separate table to describe the different operations executed
bypass_A	1	When set to high, this indicates that port A will be registered to the output ignoring the opcode operation
bypass_B	1	When set to high, this indicates that port B will be registered to the output ignoring the opcode operation
direction	1	The direction of the shift or rotation operation is left when this input is set to high; otherwise, it is right.

Outputs and parameters

Output	Width	Description
leds	16	When an invalid operation occurs, all bits blink (bits turn on and then off with each clock cycle). Blinking serves as a warning; otherwise, if a valid operation occurs, it is set to low.
out	6	Output of the ALSU

Parameter	Default value	Description
INPUT_PRIORITY	A	Priority is given to the port set by this parameter whenever there is a conflict. Conflicts can occur in two scenarios, red_op_A and red_op_B are both set to high or bypass_A and bypass_B are both set to high. Legal values for this parameter are A and B
FULL_ADDER	ON	When this parameter has value "ON" then cin input must be considered in the addition operation between A and B. Legal values for this parameter are ON and OFF

Opcodes & Handling invalid cases


Invalid cases

1. Opcode bits are set to 110 or 111
2. red_op_A or red_op_B are set to high and the opcode is not AND or XOR operation

Output when invalid cases occurs

1. leds are blinking
2. out bits are set to low, but if the bypass_A or bypass_B are high then the output will take the value of A or B.

Opcode	Operation
000	AND
001	XOR
010	Addition
011	Multiplication
100	Shift output by 1 bit
101	Rotate output by 1 bit
110	Invalid opcode
111	Invalid opcode



- "clk" is connected to W5 pin as suggested in the board's reference manual with frequency 100 MHz
- "rst" is connected to button U18
- "leds" are connected to the LEDs on the board

Design Flow

Design Code Snippet:

```

module ALSU (A,B,opcode,cin,serial_in,direction,red_op_A,red_op_B,bypass_A,bypass_B,clk,rst,out,leds);
input clk,rst,cin,serial_in,red_op_A,red_op_B,bypass_A,bypass_B,clk,rst,out,leds;
reg cin_FF,serial_in_FF,red_op_A_FF,red_op_B_FF,bypass_A_FF,bypass_B_FF,direction_FF;
input [2:0] A,B,opcode;
reg [2:0] A_FF,B_FF,opcode_FF;
output reg [5:0] out;
output reg [15:0] leds;
parameter INPUT_PRIORITY = "A";
parameter FULL_ADDER = "ON";
wire invalid_red_op, invalid_opcode, invalid;
assign invalid_red_op = (red_op_A_FF | red_op_B_FF) && (opcode_FF[1] | opcode_FF[2]);
assign invalid_opcode = opcode_FF[1] & opcode_FF[2];
assign invalid = invalid_red_op | invalid_opcode;
//First Register Level
always @ (posedge clk or posedge rst) begin
    if (rst) begin
        A_FF <= 0;B_FF <= 0;opcode_FF <= 0;cin_FF<=0 ; serial_in_FF<=0;
        red_op_A_FF<=0;red_op_B_FF<=0;bypass_A_FF<=0;bypass_B_FF<=0;direction_FF<=0;
    end
    else begin
        A_FF <= A;B_FF <= B;opcode_FF <= opcode;cin_FF<=cin ;serial_in<-serial_in;red_op_A_FF<=red_op_A;
        red_op_B_FF<=red_op_B;bypass_A_FF<=bypass_A;bypass_B_FF<=bypass_B;direction_FF<=direction;
    end
end
//ALSU Functionality
always @ (posedge clk or posedge rst) begin
    if (rst) begin
        out<=0;
        leds <= 0;
    end
    else if (invalid) begin
        out<=0;
        leds <= ~leds;
    end
    else if ( bypass_A && bypass_B ) begin
        if (INPUT_PRIORITY=="A") begin
            out<=A_FF;
        end
        else if (INPUT_PRIORITY=="B") begin
            out<=B_FF;
        end
    end
    else if (bypass_A) begin
        out<=A_FF;
    end
    else if (bypass_B) begin
        out<=B_FF;
    end
    else begin //Valid Arithmetic Operations
        case (opcode_FF)
            3'b000 : begin
                if (red_op_A && red_op_B) begin
                    if (INPUT_PRIORITY=="A") begin
                        out<= &A_FF ;
                    end
                end
            end
        endcase
    end
end

```

```

        end
        else if (INPUT_PRIORITY=="B") begin
            out<= &B_FF;
        end
    end
    else if(red_op_A) begin
        out<= &A_FF;
    end
    else if (red_op_B) begin
        out<= &B_FF;
    end
    else begin
        out<= A & B;
    end
end
3'b001 : begin
    if (red_op_A && red_op_B) begin
        if (INPUT_PRIORITY=="A") begin
            out<= ^A_FF;
        end
        else if (INPUT_PRIORITY=="B") begin
            out<= ^B_FF;
        end
    end
    else if(red_op_A) begin
        out<= ^A_FF;
    end
    else if (red_op_B) begin
        out<= ^B_FF;
    end
    else begin
        out<= A_FF ^ B_FF;
    end
end
3'b010 : begin
    if (FULL_ADDER=="ON") begin
        out<=A_FF+B_FF+cin_FF;
    end
    else begin
        out<=A_FF+B_FF;
    end
end
3'b011 : begin
    out<= A_FF * B_FF;
end
3'b100 : begin
    if (direction_FF) begin
        out<={out[4:0],serial_in_FF};
    end
    else begin
        out<={serial_in_FF,out[5:1]};
    end
end
3'b101 : begin
    if (direction_FF) begin
        out<={out[4:0],out[5]};
    end
    else begin
        out<={out[0],out[5:1]};
    end
end
endcase
end
endmodule

```

Testbench Code Snippet:

```
`timescale 1ns/1ps

module ALSU_tb ();
// Signals Declaration
reg [2:0] A_tb, B_tb;
reg [2:0] opcode_tb;
reg cin_tb, serial_in_tb, direction_tb, red_op_A_tb, red_op_B_tb, bypass_A_tb, bypass_B_tb;
reg clk_tb, rst_tb;
wire [5:0] out_dut;
wire [15:0] leds_dut;

// Clock Generation
initial begin
    clk_tb = 0;
    forever
        #5 clk_tb = ~clk_tb;
end

// DUT instantiation
ALSU DUT (
    .A(A_tb), .B(B_tb), .opcode(opcode_tb), .cin(cin_tb), .serial_in(serial_in_tb),
    .direction(direction_tb), .red_op_A(red_op_A_tb), .red_op_B(red_op_B_tb),
    .bypass_A(bypass_A_tb), .bypass_B(bypass_B_tb), .clk(clk_tb), .rst(rst_tb),
    .out(out_dut), .leds(leds_dut)
);

// Test Stimulus Generator
initial begin
    // Initialize all inputs
    rst_tb = 0;
    cin_tb = 0;
    serial_in_tb = 0;
    direction_tb = 0;
    red_op_A_tb = 0;
    red_op_B_tb = 0;
    bypass_A_tb = 0;
    bypass_B_tb = 0;
    A_tb = 0;
    B_tb = 0;
    opcode_tb = 0;

    // Test reset
    rst_tb = 1;
    @(negedge clk_tb);
    rst_tb = 0;
    @(negedge clk_tb);

    // Test case: AND Operation (no reduction, no bypass)
    opcode_tb = 3'b000;
    A_tb = 3'b101;
    B_tb = 3'b110;
    @(negedge clk_tb);
    $display("AND Operation: out_dut = %b", out_dut);
```

```

// Test case: AND Operation (reduction A)
red_op_A_tb = 1;
@(negedge clk_tb);
$display("AND Operation (reduction A): out_dut = %b", out_dut);
red_op_A_tb = 0;

// Test case: AND Operation (reduction B)
red_op_B_tb = 1;
@(negedge clk_tb);
$display("AND Operation (reduction B): out_dut = %b", out_dut);
red_op_B_tb = 0;

// Test case: AND Operation (reduction A and B)
red_op_A_tb = 1;
red_op_B_tb = 1;
@(negedge clk_tb);
$display("AND Operation (reduction A and B): out_dut = %b", out_dut);
red_op_A_tb = 0;
red_op_B_tb = 0;

// Test case: XOR Operation
opcode_tb = 3'b001;
A_tb = 3'b101;
B_tb = 3'b110;
@(negedge clk_tb);
$display("XOR Operation: out_dut = %b", out_dut);

// Test case: ADD Operation
opcode_tb = 3'b010;
A_tb = 3'b001;
B_tb = 3'b010;
cin_tb = 1;
@(negedge clk_tb);
$display("ADD Operation: out_dut = %b", out_dut);
cin_tb = 0;

// Test case: Multiplication Operation
opcode_tb = 3'b011;
A_tb = 3'b010;
B_tb = 3'b011;
@(negedge clk_tb);
$display("Multiplication Operation: out_dut = %b", out_dut);

// Test case: Invalid Operation
opcode_tb = 3'b111; // Invalid opcode
@(negedge clk_tb);
$display("Invalid Operation: out_dut = %b, leds_dut = %b", out_dut, leds_dut);

// Test case: Invalid Operation
opcode_tb = 3'b110; // Invalid opcode
@(negedge clk_tb);
$display("Invalid Operation: out_dut = %b, leds_dut = %b", out_dut, leds_dut);

// Test case: Shift Operation (left)
opcode_tb = 3'bib0;
serial_in_tb = 1;
direction_tb = 0;
@(negedge clk_tb);
$display("Shift Operation (left): out_dut = %b", out_dut);

// Test case: Shift Operation (right)
direction_tb = 0;
@(negedge clk_tb);
$display("Shift Operation (right): out_dut = %b", out_dut);

// Test case: Rotate Operation (left)
opcode_tb = 3'bib1;
direction_tb = 1;
@(negedge clk_tb);
$display("Rotate Operation (left): out_dut = %b", out_dut);

// Test case: Rotate Operation (right)
direction_tb = 1;
@(negedge clk_tb);
$display("Rotate Operation (right): out_dut = %b", out_dut);

// Test case: Bypass A
bypass_A_tb = 1;
A_tb = 3'b101;
opcode_tb = 3'0000;
@(negedge clk_tb);
$display("Bypass A: out_dut = %b", out_dut);
bypass_A_tb = 0;


// Test case: Bypass B
bypass_B_tb = 1;
B_tb = 3'b110;
opcode_tb = 3'0000;
@(negedge clk_tb);
$display("Bypass B: out_dut = %b", out_dut);
bypass_B_tb = 0;

$stop;
end

//Test Monitor & Results
initial begin
    monitor("clk_tb = %b ,rst_tb = %b ,A_tb = %b ,B_tb = %b ,opcode_tb = %b ,serial_in_tb = %b ,direction_tb = %b ,red_op_A_tb = %b ,red_op_B_tb = %b ,bypass_A_tb = %b ,bypass_B_tb = %b ",clk_tb,rst_tb,A_tb,B_tb,opcode_tb,serial_in_tb,direction_tb,red_op_A_tb,red_op_B_tb,bypass_A_tb,bypass_B_tb,out_dut,leds_dut);
end
endmodule

```


Testbench Simulation:




Do file Snippet:

```
vlib work
vlog ALSU.v ALSU_tb.v
vsim -voptargs=+acc work.ALSU_tb
add wave *
run -all
#quit -sim
```

Schematic Using Vivado After Elaboration:



Schematic Using Vivado After Synthesis:



Snippet from the utilization & timing report & after the synthesis and

implementation:

Elaboration:




Synthesis :

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 6.481 ns	Worst Hold Slack (WHS): 0.294 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 6	Total Number of Endpoints: 6	Total Number of Endpoints: 21

Summary

Resource	Utilization	Available	Utilization %
LUT	34	20800	0.16
FF	20	41600	0.05
IO	40	106	37.74




Synthesis message

- ▼ Synthesized Design (6 infos, 2 status messages)
 - ▼ General Messages (6 infos, 2 status messages)
 - ➊ [Netlist 29-17] Analyzing 18 Unisim elements for replacement
 - ➋ [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
 - ➌ [Project 1-479] Netlist was created with Vivado 2018.2
 - ➌ [Project 1-570] Preparing netlist for logic optimization
 - > ➊ Parsing XDC File [[Constraints_basys4.xdc](#)] (1 more like this)
 - ➋ [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
 - ➌ [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Implementation message

- ▼ Implemented Design (1 warning, 9 infos, 4 status messages)
 - ▼ General Messages (1 warning, 9 infos, 4 status messages)
 - ➊ [Netlist 29-17] Analyzing 189 Unisim elements for replacement
 - ➋ [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
 - ➌ [Project 1-479] Netlist was created with Vivado 2018.2
 - ➌ [Project 1-570] Preparing netlist for logic optimization
 - ➌ [Timing 38-478] Restoring timing data from binary archive.
 - ➋ [Timing 38-479] Binary timing data restore complete.
 - ➌ [Project 1-856] Restoring constraints from binary archive.
 - ➌ [Project 1-853] Binary constraint restore complete.
 - > ➊ Reading XDEF placement. (3 more like this)
 - ➋ [Project 1-111] Unisim Transformation Summary:
A total of 98 instances were transformed.
CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 92 instances
RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

Implementation:




Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 2.003 ns	Worst Hold Slack (WHS): 0.043 ns	Worst Pulse Width Slack (WPWS): 3.750 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 4644	Total Number of Endpoints: 4628	Total Number of Endpoints: 2699

Summary

Resource	Utilization	Available	Utilization %
LUT	1591	20800	7.65
LUTRAM	160	9600	1.67
FF	2415	41600	5.81
BRAM	1	50	2.00
IO	40	106	37.74



Constraints File:

```
## Clock signal
set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports clk]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk]

## Switches , Inputs
set_property -dict {PACKAGE_PIN V17 IOSTANDARD LVCMOS33} [get_ports {opcode[0]}]
set_property -dict {PACKAGE_PIN V16 IOSTANDARD LVCMOS33} [get_ports {opcode[1]}]
set_property -dict {PACKAGE_PIN W16 IOSTANDARD LVCMOS33} [get_ports {opcode[2]}]
set_property -dict {PACKAGE_PIN W17 IOSTANDARD LVCMOS33} [get_ports {A[0]}]
set_property -dict {PACKAGE_PIN W15 IOSTANDARD LVCMOS33} [get_ports {A[1]}]
set_property -dict {PACKAGE_PIN W15 IOSTANDARD LVCMOS33} [get_ports {A[2]}]
set_property -dict {PACKAGE_PIN W14 IOSTANDARD LVCMOS33} [get_ports {B[0]}]
set_property -dict {PACKAGE_PIN W13 IOSTANDARD LVCMOS33} [get_ports {B[1]}]
set_property -dict {PACKAGE_PIN V2 IOSTANDARD LVCMOS33} [get_ports {B[2]}]
set_property -dict {PACKAGE_PIN T3 IOSTANDARD LVCMOS33} [get_ports cin]
set_property -dict {PACKAGE_PIN T2 IOSTANDARD LVCMOS33} [get_ports red_op_A]
set_property -dict {PACKAGE_PIN R3 IOSTANDARD LVCMOS33} [get_ports red_op_B]
set_property -dict {PACKAGE_PIN N2 IOSTANDARD LVCMOS33} [get_ports bypass_A]
set_property -dict {PACKAGE_PIN U1 IOSTANDARD LVCMOS33} [get_ports bypass_B]
set_property -dict {PACKAGE_PIN T1 IOSTANDARD LVCMOS33} [get_ports direction]
set_property -dict {PACKAGE_PIN R2 IOSTANDARD LVCMOS33} [get_ports serial_in]

## LEDs , Output
set_property -dict {PACKAGE_PIN U16 IOSTANDARD LVCMOS33} [get_ports {leds[0]}]
set_property -dict {PACKAGE_PIN E19 IOSTANDARD LVCMOS33} [get_ports {leds[1]}]
set_property -dict {PACKAGE_PIN U19 IOSTANDARD LVCMOS33} [get_ports {leds[2]}]
set_property -dict {PACKAGE_PIN W18 IOSTANDARD LVCMOS33} [get_ports {leds[3]}]
set_property -dict {PACKAGE_PIN W18 IOSTANDARD LVCMOS33} [get_ports {leds[4]}]
set_property -dict {PACKAGE_PIN U15 IOSTANDARD LVCMOS33} [get_ports {leds[5]}]
set_property -dict {PACKAGE_PIN U14 IOSTANDARD LVCMOS33} [get_ports {leds[6]}]
set_property -dict {PACKAGE_PIN V14 IOSTANDARD LVCMOS33} [get_ports {leds[7]}]
set_property -dict {PACKAGE_PIN V13 IOSTANDARD LVCMOS33} [get_ports {leds[8]}]
set_property -dict {PACKAGE_PIN V3 IOSTANDARD LVCMOS33} [get_ports {leds[9]}]
set_property -dict {PACKAGE_PIN W3 IOSTANDARD LVCMOS33} [get_ports {leds[10]}]
set_property -dict {PACKAGE_PIN U3 IOSTANDARD LVCMOS33} [get_ports {leds[11]}]
set_property -dict {PACKAGE_PIN P3 IOSTANDARD LVCMOS33} [get_ports {leds[12]}]
set_property -dict {PACKAGE_PIN N3 IOSTANDARD LVCMOS33} [get_ports {leds[13]}]
set_property -dict {PACKAGE_PIN P1 IOSTANDARD LVCMOS33} [get_ports {leds[14]}]
set_property -dict {PACKAGE_PIN L1 IOSTANDARD LVCMOS33} [get_ports {leds[15]}]
```

```
##Buttons , Reset
set_property -dict {PACKAGE_PIN U18 IOSTANDARD LVCMOS33} [get_ports rst]
#set_property -dict { PACKAGE_PIN T18 IOSTANDARD LVCMOS33 } [get_ports btnU]
#set_property -dict { PACKAGE_PIN W19 IOSTANDARD LVCMOS33 } [get_ports btnL]
#set_property -dict { PACKAGE_PIN T17 IOSTANDARD LVCMOS33 } [get_ports btnR]
#set_property -dict { PACKAGE_PIN U17 IOSTANDARD LVCMOS33 } [get_ports btnD]
```

```

## Configuration options, can be used for all designs
set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property CFGBVS VCCO [current_design]

## SPI configuration mode options for QSPI boot, can be used for all designs
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
set_property CONFIG_MODE SPIx4 [current_design]

create_debug_core u_ilab_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ilab_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ilab_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ilab_0]
set_property C_DATAB_DEPTH 1024 [get_debug_cores u_ilab_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ilab_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ilab_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ilab_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ilab_0]
set_property port_width 1 [get_debug_ports u_ilab_0/clk]
connect_debug_port u_ilab_0/clk [get_nets [list clk_IBUF_BUFG]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ilab_0/probe0]
set_property port_width 6 [get_debug_ports u_ilab_0/probe0]
connect_debug_port u_ilab_0/probe0 [get_nets [list {out_OBUF[0]} {out_OBUF[1]} {out_OBUF[2]} {out_OBUF[3]} {out_OBUF[4]} {out_OBUF[5]}]]
create_debug_port u_ilab_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ilab_0/probe1]
set_property port_width 3 [get_debug_ports u_ilab_0/probe1]
connect_debug_port u_ilab_0/probe1 [get_nets [list {B_IBUF[0]} {B_IBUF[1]} {B_IBUF[2]}]]
create_debug_port u_ilab_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ilab_0/probe2]
set_property port_width 3 [get_debug_ports u_ilab_0/probe2]
connect_debug_port u_ilab_0/probe2 [get_nets [list {opcode_IBUF[0]} {opcode_IBUF[1]} {opcode_IBUF[2]}]]
create_debug_port u_ilab_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ilab_0/probe3]
set_property port_width 3 [get_debug_ports u_ilab_0/probe3]
connect_debug_port u_ilab_0/probe3 [get_nets [list {A_IBUF[0]} {A_IBUF[1]} {A_IBUF[2]}]]
create_debug_port u_ilab_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ilab_0/probe4]
set_property port_width 1 [get_debug_ports u_ilab_0/probe4]
connect_debug_port u_ilab_0/probe4 [get_nets [list bypass_A_IBUF]]
create_debug_port u_ilab_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ilab_0/probe5]
set_property port_width 1 [get_debug_ports u_ilab_0/probe5]
connect_debug_port u_ilab_0/probe5 [get_nets [list bypass_B_IBUF]]
create_debug_port u_ilab_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ilab_0/probe6]
set_property port_width 1 [get_debug_ports u_ilab_0/probe6]
connect_debug_port u_ilab_0/probe6 [get_nets [list cin_IBUF]]
create_debug_port u_ilab_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ilab_0/probe7]
set_property port_width 1 [get_debug_ports u_ilab_0/probe7]
connect_debug_port u_ilab_0/probe7 [get_nets [list clk_IBUF]]

```

```

set_property port_width 1 [get_debug_ports u_ilab_0/probe7]
connect_debug_port u_ilab_0/probe7 [get_nets [list clk_IBUF]]
create_debug_port u_ilab_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ilab_0/probe8]
set_property port_width 1 [get_debug_ports u_ilab_0/probe8]
connect_debug_port u_ilab_0/probe8 [get_nets [list direction_IBUF]]
create_debug_port u_ilab_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ilab_0/probe9]
set_property port_width 1 [get_debug_ports u_ilab_0/probe9]
connect_debug_port u_ilab_0/probe9 [get_nets [list red_op_A_IBUF]]
create_debug_port u_ilab_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ilab_0/probe10]
set_property port_width 1 [get_debug_ports u_ilab_0/probe10]
connect_debug_port u_ilab_0/probe10 [get_nets [list red_op_B_IBUF]]
create_debug_port u_ilab_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ilab_0/probe11]
set_property port_width 1 [get_debug_ports u_ilab_0/probe11]
connect_debug_port u_ilab_0/probe11 [get_nets [list rst_IBUF]]
create_debug_port u_ilab_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ilab_0/probe12]
set_property port_width 1 [get_debug_ports u_ilab_0/probe12]
connect_debug_port u_ilab_0/probe12 [get_nets [list serial_in_IBUF]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk_IBUF_BUFG]

```

Verification using UVM

Full Environment, Assertions & Golden Model Reference
Including shift register inside

Adding the shift register to the ALSU:

Design code snippets after adjustments:

```
1  module ALSU(ALSU_interface.DUT ALSU_if);
2  // Parameters & Internal signals
3  parameter INPUT_PRIORITY = "A";
4  parameter FULL_ADDER = "ON";
5  reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
6  reg signed [1:0] cin_reg;//Make cin_reg signed 2bits to perform correct signed addition
7  reg [2:0] opcode_reg;
8  reg signed [2:0] A_reg, B_reg;//A & B registers are signed as well as A & B
9  wire invalid_red_op, invalid_opcode, invalid;
10
11 //Invalid handling
12 assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
13 assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
14 assign invalid = invalid_red_op | invalid_opcode;
15 //Registering input signals
16 always @(posedge ALSU_if.clk or posedge ALSU_if.rst) begin
17     if(ALSU_if.rst) begin
18         cin_reg <= 0;
19         red_op_B_reg <= 0;
20         red_op_A_reg <= 0;
21         bypass_B_reg <= 0;
22         bypass_A_reg <= 0;
23         direction_reg <= 0;
24         serial_in_reg <= 0;
25         opcode_reg <= 0;
26         A_reg <= 0;
27         B_reg <= 0;
28     end else begin
29         cin_reg <= ALSU_if.cin;
30         red_op_B_reg <= ALSU_if.red_op_B;
31         red_op_A_reg <= ALSU_if.red_op_A;
32         bypass_B_reg <= ALSU_if.bypass_B;
33         bypass_A_reg <= ALSU_if.bypass_A;
34         direction_reg <= ALSU_if.direction;
35         serial_in_reg <= ALSU_if.serial_in;
36         opcode_reg <= ALSU_if.opcode;
37         A_reg <= ALSU_if.A;
38         B_reg <= ALSU_if.B;
39     end
40 end
41 //leds output blinking
42 always @(posedge ALSU_if.clk or posedge ALSU_if.rst) begin
43     if(ALSU_if.rst) begin
44         ALSU_if.leds <= 0;
45     end else begin
46         if (invalid)
47             ALSU_if.leds <= ~ALSU_if.leds;
48         else
49             ALSU_if.leds <= 0;
50     end
51 end
52 //ALSU output processing
53 always @(posedge ALSU_if.clk or posedge ALSU_if.rst) begin
54     if(ALSU_if.rst) begin
55         ALSU_if.out <= 0;
```

```

56      end
57  else begin
58    if (invalid)
59      ALSU_if.out <= 0;
60    else if (bypass_A_reg && bypass_B_reg)
61      ALSU_if.out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
62    else if (bypass_A_reg)
63      ALSU_if.out <= A_reg;
64    else if (bypass_B_reg)
65      ALSU_if.out <= B_reg;
66  else begin
67    case (opcode_reg)//Bug: opcode --> opcode_reg
68      3'h0: begin
69        //Third bug --> AND replaced with OR
70        if (red_op_A_reg && red_op_B_reg)
71          ALSU_if.out = (INPUT_PRIORITY == "A")? |A_reg: |B_reg;
72        else if (red_op_A_reg)
73          ALSU_if.out <= |A_reg;
74        else if (red_op_B_reg)
75          ALSU_if.out <= |B_reg;
76        else
77          ALSU_if.out <= A_reg | B_reg;
78      end
79      3'h1: begin
80        //Fourth bug --> OR replaced with XOR
81        if (red_op_A_reg && red_op_B_reg)
82          ALSU_if.out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;
83        else if (red_op_A_reg)
84          ALSU_if.out <= ^A_reg;
85        else if (red_op_B_reg)
86          ALSU_if.out <= ^B_reg;
87        else
88          ALSU_if.out <= A_reg ^ B_reg;
89      end
90      //Fifth bug --> Added logic condition for FULL_ADDER operation
91      3'h2: if(FULL_ADDER=="ON") begin
92        ALSU_if.out <= A_reg + B_reg + cin_reg;
93      end
94      else if (FULL_ADDER=="OFF") begin
95        ALSU_if.out <= A_reg + B_reg ;
96      end
97      3'h3: ALSU_if.out <= A_reg * B_reg;
98      3'h4: begin
99        if (direction_reg)
100          ALSU_if.out <= ALSU_if.out_shift_reg;
101        else
102          ALSU_if.out <= ALSU_if.out_shift_reg;
103      end
104      3'h5: begin
105        if (direction_reg)
106          ALSU_if.out <= ALSU_if.out_shift_reg;
107        else
108          ALSU_if.out <= ALSU_if.out_shift_reg;
109      end
110    endcase
111  end
112 end
113 end
114 endmodule

```

Golden Model code snippets:

```

1  module ALSU_ip#(ALSU_interface.GM ALSU_if);
2    // Parameters for configurability
3    parameter INPUT_PRIORITY = "A";
4    parameter FULL_ADDER = "ON";
5    // Internal registers to store inputs after clock one cycle
6    reg serial_in_FF, red_op_A_FF, red_op_B_FF, bypass_A_FF, bypass_B_FF, direction_FF;
7    reg signed [1:0] cin_FF;
8    reg signed [2:0] A_FF, B_FF;
9    reg [2:0] opcode_FF;
10   // Wires for invalid operation detection
11   wire invalid_red_op, invalid_opcode, invalid;
12   // Invalid operation detection logic
13   assign invalid_red_op = (red_op_A_FF | red_op_B_FF) & (opcode_FF[1] | opcode_FF[2]);
14   assign invalid_opcode = (opcode_FF[0] | opcode_FF[1]) & (opcode_FF[2]);
15   assign invalid = invalid_red_op | invalid_opcode;
16   // First Register Level - Capturing inputs on clock edge
17   always @(*posedge ALSU_if.clk or *posedge ALSU_if.rst) begin
18     if (ALSU_if.rst) begin
19       A_FF <= 0; B_FF <= 0; opcode_FF <= 0; serial_in_FF <= 0; red_op_A_FF <= 0;
20       red_op_B_FF <= 0; bypass_A_FF <= 0; bypass_B_FF <= 0; direction_FF <= 0;
21     end
22   end
23   else begin
24     A_FF <= 0; B_FF <= 0; opcode_FF <= 0; serial_in_FF <= 0; red_op_A_FF <= 0;
25     red_op_B_FF <= 0; bypass_A_FF <= 0; bypass_B_FF <= 0; direction_FF <= 0;
26   end
27   // LED Functionality - Blinking when invalid operation detected
28   always @(*posedge ALSU_if.clk or *posedge ALSU_if.rst) begin
29     if (ALSU_if.rst) begin
30       ALSU_if.leds_ref <= 0;
31     end
32     else if (invalid) begin
33       ALSU_if.leds_ref <= ~ALSU_if.leds_ref;
34     end
35     else begin
36       ALSU_if.leds_ref <= 0;
37     end
38   end
39   // ALSU Functionality - Core processing logic
40   always @(*posedge ALSU_if.clk or *posedge ALSU_if.rst) begin
41     if (ALSU_if.rst) begin
42       ALSU_if.out_ref <= 0;
43     end
44     else begin
45       if (invalid) begin
46         ALSU_if.out_ref <= 0;
47       end
48       else if (bypass_A_FF && bypass_B_FF) begin
49         // Handling the bypass logic for both inputs
50         ALSU_if.out_ref <= (INPUT_PRIORITY == "A") ? A_FF : B_FF;
51       end
52       else if (bypass_A_FF) begin
53         ALSU_if.out_ref <= A_FF;
54       end
55       else if (bypass_B_FF) begin
56         ALSU_if.out_ref <= B_FF;
57       end
58       else begin
59         // Valid Arithmetic Operations
60         case (opcode_FF)
61           3'b000: begin
62             // AND operation with reduction if enabled
63             if (red_op_A_FF && red_op_B_FF) begin
64               ALSU_if.out_ref <= (INPUT_PRIORITY == "A") ? |A_FF : |B_FF;
65             end
66             else if (red_op_A_FF) begin
67               ALSU_if.out_ref <= |A_FF;
68             end
69             else if (red_op_B_FF) begin
70               ALSU_if.out_ref <= |B_FF;
71             end
72             else begin
73               ALSU_if.out_ref <= A_FF | B_FF;
74             end
75           end
76           3'b001: begin
77             // XOR operation with reduction if enabled
78             if (red_op_A_FF && red_op_B_FF) begin
79               ALSU_if.out_ref <= (INPUT_PRIORITY == "A") ? ^A_FF : ^B_FF;
80             end
81             else if (red_op_A_FF) begin
82               ALSU_if.out_ref <= ^A_FF;
83             end
84             else if (red_op_B_FF) begin
85               ALSU_if.out_ref <= ^B_FF;
86             end
87             else begin
88               ALSU_if.out_ref <= A_FF ^ B_FF;
89             end
90           end
91           3'b010: begin
92             // ADD operation with optional carry-in based on FULL_ADDER parameter
93             if (FULL_ADDER == "ON") begin
94               ALSU_if.out_ref <= A_FF + B_FF + cin_FF;
95             end
96             else begin
97               ALSU_if.out_ref <= A_FF + B_FF;
98             end
99           end
100          3'b011: begin
101            // Multiplication operation
102            ALSU_if.out_ref <= A_FF * B_FF;
103          end
104          3'b100: begin
105            // Shift operation with direction and serial input
106            if (direction_FF) begin
107              ALSU_if.out_ref <= {ALSU_if.out_ref[4:0], serial_in_FF};
108            end
109            else begin
110              ALSU_if.out_ref <= {serial_in_FF, ALSU_if.out_ref[5:1]};
111            end
112          end
113        endcase
114      end
115    end
116  endmodule

```

SVA code snippets:

```

1  module ALSU_SVA (ALSU_Interface.DUT ALSU_if);
2
3     //Make cin signed 2 bits to perform correct signed addition
4     logic signed [1:0] cin_signed;
5     assign cin_signed = ALSU_if.cin;
6
7     always_comb begin
8        if (ALSU_if.rst) begin
9            reset_assertion: assert final (ALSU_if.out==0 & ALSU_if.leds==0);
10           reset_cover: cover (ALSU_if.out==0 & ALSU_if.leds==0);
11        end
12    end
13
14    property invalid_property;
15        @posedge ALSU_if.clk disable iff (ALSU_if.rst)
16        ((ALSU_if.red_op_A | ALSU_if.red_op_B) & (ALSU_if.opcode[1] | ALSU_if.opcode[2])) | (ALSU_if.opcode[1] & ALSU_if.opcode[2])) -> ##2 ((ALSU_if.out == 0) & (ALSU_if.leds==\$post(ALSU_if.leds)));
17    endproperty
18
19    property bypass_A_property;
20        @posedge ALSU_if.clk disable iff (ALSU_if.rst)
21        ((ALSU_if.bypass_A) && (((ALSU_if.red_op_A | ALSU_if.red_op_B) & (ALSU_if.opcode[1] | ALSU_if.opcode[2])) | (ALSU_if.opcode[1] & ALSU_if.opcode[2]))) -> ##2 (ALSU_if.out == \$post(ALSU_if.A,2));
22    endproperty
23
24    property bypass_B_property;
25        @posedge ALSU_if.clk disable iff (ALSU_if.rst)
26        ((ALSU_if.bypass_B) && (((ALSU_if.red_op_A | ALSU_if.red_op_B) & (ALSU_if.opcode[1] | ALSU_if.opcode[2])) | (ALSU_if.opcode[1] & ALSU_if.opcode[2]))) -> ##2 (ALSU_if.out == \$post(ALSU_if.B,2));
27        |-> ##2 (ALSU_if.out == \$post(ALSU_if.B,2));
28    endproperty
29
30    property red_OR_A;
31        @posedge ALSU_if.clk disable iff (ALSU_if.rst)
32        ((ALSU_if.opcode==1'h0 && ALSU_if.red_op_A) && !ALSU_if.bypass_A && !ALSU_if.bypass_B) -> ##2 (ALSU_if.out == \$post(ALSU_if.A,2));
33    endproperty
34
35    property red_OR_B;
36        @posedge ALSU_if.clk disable iff (ALSU_if.rst)
37        ((ALSU_if.opcode==1'h0 && ALSU_if.red_op_B) && !ALSU_if.bypass_A && !ALSU_if.bypass_B) -> ##2 (ALSU_if.out == \$post(ALSU_if.B,2));
38    endproperty
39
40    property red_OR_A_B;
41        @posedge ALSU_if.clk disable iff (ALSU_if.rst)
42        ((ALSU_if.opcode==1'h0 && ALSU_if.red_op_A && !ALSU_if.bypass_A && !ALSU_if.bypass_B) |-> ##2 (ALSU_if.out == \$post(ALSU_if.A,2) | \$post(ALSU_if.B,2));
43    endproperty
44
45    property red_XOR_A;
46        @posedge ALSU_if.clk disable iff (ALSU_if.rst)
47        ((ALSU_if.opcode==1'h1 && ALSU_if.red_op_A) && !ALSU_if.bypass_A && !ALSU_if.bypass_B) -> ##2 (ALSU_if.out == \$post(ALSU_if.A,2));
48    endproperty
49
50    property red_XOR_B;
51        @posedge ALSU_if.clk disable iff (ALSU_if.rst)
52        ((ALSU_if.opcode==1'h1 && ALSU_if.red_op_B) && !ALSU_if.bypass_A && !ALSU_if.bypass_B) -> ##2 (ALSU_if.out == \$post(ALSU_if.B,2));
53    endproperty
54
55
56    property red_XOR_A_B;
57        @posedge ALSU_if.clk disable iff (ALSU_if.rst)
58        ((ALSU_if.opcode==1'h1 && ALSU_if.red_op_B && !ALSU_if.red_op_A) && !ALSU_if.bypass_A && !ALSU_if.bypass_B) -> ##2 (ALSU_if.out == \$post(ALSU_if.A,2) ^ \$post(ALSU_if.B,2));
59    endproperty
60
61    property Add;
62        @posedge ALSU_if.clk disable iff (ALSU_if.rst)
63        ((ALSU_if.opcode==3'h2 && ALSU_if.red_op_B && !ALSU_if.red_op_A) && !ALSU_if.bypass_A && !ALSU_if.bypass_B) -> ##2 (ALSU_if.out == \$post(ALSU_if.A,2) + \$post(cin_signed,2));
64    endproperty
65
66    property Mult;
67        @posedge ALSU_if.clk disable iff (ALSU_if.rst)
68        ((ALSU_if.opcode==3'h3 && ALSU_if.red_op_B && !ALSU_if.red_op_A) && !ALSU_if.bypass_A && !ALSU_if.bypass_B) -> ##2 (ALSU_if.out == \$post(ALSU_if.A,2) * \$post(ALSU_if.B,2));
69    endproperty
70
71    property shift_left;
72        @posedge ALSU_if.clk disable iff (ALSU_if.rst)
73        ((ALSU_if.opcode==3'h4 && ALSU_if.direction && !ALSU_if.red_op_B && !ALSU_if.red_op_A) && !ALSU_if.bypass_A && !ALSU_if.bypass_B) -> ##2 (ALSU_if.out == \$post(ALSU_if.out[4:0],\$post(ALSU_if.serial_in,2)));
74    endproperty
75
76    property shift_right;
77        @posedge ALSU_if.clk disable iff (ALSU_if.rst)
78        ((ALSU_if.opcode==3'h5 && ALSU_if.direction && !ALSU_if.red_op_B && !ALSU_if.red_op_A) && !ALSU_if.bypass_A && !ALSU_if.bypass_B) -> ##2 (ALSU_if.out == \$post(ALSU_if.serial_in,2),\$post(ALSU_if.out[5:1]));
79    endproperty
80
81    property rotate_left;
82        @posedge ALSU_if.clk disable iff (ALSU_if.rst)
83        ((ALSU_if.opcode==3'h5 && ALSU_if.direction && !ALSU_if.red_op_B && !ALSU_if.red_op_A) && !ALSU_if.bypass_A && !ALSU_if.bypass_B) -> ##2 (ALSU_if.out == \$post(ALSU_if.out[4:1]),\$post(ALSU_if.out[5:1]));
84    endproperty
85
86    property rotate_right;
87        @posedge ALSU_if.clk disable iff (ALSU_if.rst)
88        ((ALSU_if.opcode==3'h5 && ALSU_if.direction && !ALSU_if.red_op_B && !ALSU_if.red_op_A) && !ALSU_if.bypass_A && !ALSU_if.bypass_B) -> ##2 (ALSU_if.out == \$post(ALSU_if.out[0]),\$post(ALSU_if.out[5:1]));
89    endproperty
90
91    invalid_property assertion: assert property (invalid_property);
92    invalid_property cover: cover property (invalid_property);
93
94    bypass_A_property_assertion: assert property (bypass_A_property);
95    bypass_A_property_cover: cover property (bypass_A_property);
96
97    bypass_B_property_assertion: assert property (bypass_B_property);
98    bypass_B_property_cover: cover property (bypass_B_property);
99
100    red_OR_A_property_assertion: assert property (red_OR_A);
101    red_OR_A_property_cover: cover property (red_OR_A);
102
103    red_OR_B_property_assertion: assert property (red_OR_B);
104    red_OR_B_property_cover: cover property (red_OR_B);
105
106    red_OR_A_B_property_assertion: assert property (red_OR_A_B);
107    red_OR_A_B_property_cover: cover property (red_OR_A_B);
108
109    red_XOR_A_property_assertion: assert property (red_XOR_A);
110    red_XOR_A_property_cover: cover property (red_XOR_A);
111
112    red_XOR_B_property_assertion: assert property (red_XOR_B);
113    red_XOR_B_property_cover: cover property (red_XOR_B);
114
115    red_XOR_A_B_property_assertion: assert property (red_XOR_A_B);
116    red_XOR_A_B_property_cover: cover property (red_XOR_A_B);
117
118    Addi_assertion: assert property (Add);
119    Addi_cover: cover property (Add);
120
121    Mult_assertion: assert property (Mult);
122    Mult_cover: cover property (Mult);
123
124    shift_left_assertion: assert property (shift_left);
125    shift_left_cover: cover property (shift_left);
126
127    shift_right_assertion: assert property (shift_right);
128    shift_right_cover: cover property (shift_right);
129
130    rotate_left_assertion: assert property (rotate_left);
131    rotate_left_cover: cover property (rotate_left);
132
133    rotate_right_assertion: assert property (rotate_right);
134    rotate_right_cover: cover property (rotate_right);
135
136    endmodule : ALSU_SVA

```

Interface code snippet:

```
1 import ALSU_shared_pkg::*;
2
3 interface ALSU_interface (input bit clk);
4
5 // Signals
6 bit rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
7 opcode_e opcode;
8 bit signed [2:0] A, B;
9 Logic [15:0] leds;
10 Logic signed [5:0] out,out_shift_reg;
11 Logic [15:0] leds_ref;
12 Logic signed [5:0] out_ref;
13
14 // Modports
15 modport DUT (input clk ,rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in, opcode, A, B,
16 | output leds, out, out_shift_reg);
17 modport GM (input clk ,rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in, opcode, A, B,
18 | output leds_ref, out_ref, out_shift_reg);
19 endinterface : ALSU_interface
```

Top code snippet:

```
1 import uvm_pkg::*;
2 import ALSU_test_pkg::*;
3 import shared_pkg::*;
4
5 `include "uvm_macros.svh"
6
7 module ALSU_top ();
8
9 bit clk;
10
11 initial begin
12   clk=0;
13   forever
14     #1 clk=~clk;
15 end
16
17 ALSU_interface ALSU_if (clk);
18
19 ALSU_ALSU_DUT (ALSU_if);
20
21 ALSU_gm ALSU_ref (ALSU_if);
22
23 bind ALSU ALSU_SVA SVA (ALSU_if);
24
25 shift_reg_if shift_regif ();
26
27 shift_reg SHIFT_REG_DUT (shift_regif);
28
29 assign shift_regif.datain =ALSU_if.out;
30 assign ALSU_if.out_shift_reg = shift_regif.dataout ;
31 assign shift_regif.serial_in = ALSU_DUT.serial_in_reg;
32 assign shift_regif.direction = direction_e'(ALSU_DUT.direction_reg);
33 assign shift_regif.mode = mode_e'(ALSU_DUT.opcode_reg);
34
35 initial begin
36   uvm_config_db#(virtual ALSU_interface)::set(null, "uvm_test_top", "ALSU_IF", ALSU_if);
37   uvm_config_db#(virtual shift_reg_if)::set(null, "uvm_test_top", "shift_reg_Vif", shift_regif);
38   run_test("ALSU_test");
39 end
40
41 endmodule : ALSU_top
```

Shared package code snippet:

```
1 package ALSU_shared_pkg;
2   typedef enum bit [2:0] {OR,XOR,ADD,MULT,SHIFT,ROTATE,INVALID_6,INVALID_7} opcode_e;
3   parameter MAXPOS = 3;
4   parameter MAXNEG = -4;
5   parameter ZERO = 0 ;
6 endpackage : ALSU_shared_pkg
```

Environment code snippet:

```
1 package ALSU_env_pkg;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh"
4   import ALSU_agent_pkg::*;
5   import ALSU_scoreboard_pkg::*;
6   import ALSU_coverage_pkg::*;
7
8   class ALSU_env extends uvm_env;
9     `uvm_component_utils(ALSU_env)
10
11    ALSU_agent agt;
12    ALSU_scoreboard sb;
13    ALSU_coverage cov;
14
15    function new(string name = "ALSU_env", uvm_component parent = null);
16      super.new(name,parent);
17    endfunction : new
18
19    function void build_phase(uvm_phase phase);
20      super.build_phase(phase);
21      agt=ALSU_agent::type_id::create("agt",this);
22      sb=ALSU_scoreboard::type_id::create("sb",this);
23      cov=ALSU_coverage::type_id::create("cov",this);
24    endfunction : build_phase
25
26    function void connect_phase(uvm_phase phase);
27      super.connect_phase(phase);
28      agt.agt_ap.connect(sb.sb_export);
29      agt.agt_ap.connect(cov.cov_export);
30    endfunction : connect_phase
31  endclass : ALSU_env
32
33 endpackage : ALSU_env_pkg
```

Agent code snippet:

```
1 package ALSU_agent_pkg;
2   import ALSU_shared_pkg::*;
3   import ALSU_sequencer_pkg::*;
4   import ALSU_sequence_item_pkg::*;
5   import ALSU_config_obj_pkg::*;
6   import ALSU_monitor_pkg::*;
7   import ALSU_driver_pkg::*;
8   import uvm_pkg::*;
9   `include "uvm_macros.svh"
10  class ALSU_agent extends uvm_agent;
11    `uvm_component_utils(ALSU_agent)
12
13    ALSU_sequencer sqr;
14    ALSU_monitor mon;
15    ALSU_driver drv;
16    ALSU_config_obj ALSU_cfg;
17    uvm_analysis_port #(ALSU_sequence_item) agt_ap;
18
19    function new(string name = "ALSU_agent", uvm_component parent = null);
20      super.new(name,parent);
21    endfunction
22
23    function void build_phase(uvm_phase phase);
24      super.build_phase(phase);
25      if (!uvm_config_db #(ALSU_config_obj)::get(this,"","CFG",ALSU_cfg)) begin
26        `uvm_fatal("build_phase","Driver - unable to get configuration object");
27      end
28      if (ALSU_cfg.is_active == UVM_ACTIVE) begin
29        drv = ALSU_driver::type_id::create("drv",this);
30        sqr = ALSU_sequencer::type_id::create("sqr",this);
31      end
32      mon = ALSU_monitor::type_id::create("mon",this);
33      agt_ap =new("agt_ap",this);
34    endfunction : build_phase
35
36    function void connect_phase(uvm_phase phase);
37      super.connect_phase(phase);
38      if (ALSU_cfg.is_active == UVM_ACTIVE) begin
39        drv.seq_item_port.connect(sqr.seq_item_export);
40        drv.ALSU_vif=ALSU_cfg.ALSU_config_vif;
41      end
42      mon.ALSU_vif=ALSU_cfg.ALSU_config_vif;
43      mon.mon_ap.connect(agt_ap);
44    endfunction : connect_phase
45  endclass : ALSU_agent
46 endpackage : ALSU_agent_pkg
```

Driver code snippet:

```
1 package ALSU_driver_pkg;
2     `include "uvm_macros.svh"
3     import uvm_pkg::*;
4     import ALSU_shared_pkg::*;
5     import ALSU_sequence_item_pkg::*;
6     import ALSU_main_sequence_pkg::*;
7     import ALSU_reset_sequence_pkg::*;
8
9     class ALSU_driver extends uvm_driver #(ALSU_sequence_item);
10        `uvm_component_utils(ALSU_driver)
11
12        virtual ALSU_interface ALSU_vif;
13        ALSU_sequence_item stim_seq_item;
14
15        function new(string name ="ALSU_driver", uvm_component parent = null);
16            super.new(name,parent);
17        endfunction : new
18
19        task run_phase(uvm_phase phase);
20            super.run_phase(phase);
21            forever begin
22                sim_seq_item=ALSU_sequence_item::type_id::create("stim_seq_item");
23                seq_item_port.get_next_item(stim_seq_item);
24                ALSU_vif.serial_in=stim_seq_item.serial_in;
25                ALSU_vif.direction=stim_seq_item.direction;
26                ALSU_vif.A=stim_seq_item.A;
27                ALSU_vif.B=stim_seq_item.B;
28                ALSU_vif.cin=stim_seq_item.cin;
29                ALSU_vif.opcode=stim_seq_item.opcode;
30                ALSU_vif.rst=stim_seq_item.rst;
31                ALSU_vif.bypass_A=stim_seq_item.bypass_A;
32                ALSU_vif.bypass_B=stim_seq_item.bypass_B;
33                ALSU_vif.red_op_A=stim_seq_item.red_op_A;
34                ALSU_vif.red_op_B=stim_seq_item.red_op_B;
35                @(negedge ALSU_vif.clk);
36                seq_item_port.item_done();
37                `uvm_info("run_phase",stim_seq_item.convert2string_stimulus(), UVM_HIGH)
38            end
39        endtask : run_phase
40
41    endclass : ALSU_driver
42 endpackage : ALSU_driver_pkg
```

Monitor code snippet:

```
1 package ALSU_monitor_pkg;
2     `include "uvm_macros.svh"
3     import uvm_pkg::*;
4     import ALSU_shared_pkg::*;
5     import ALSU_sequence_item_pkg::*;
6
7     class ALSU_monitor extends uvm_monitor;
8         `uvm_component_utils(ALSU_monitor)
9         virtual ALSU_interface ALSU_vif;
10        ALSU_sequence_item rsp_seq_item;
11        uvm_analysis_port #(ALSU_sequence_item) mon_ap;
12
13        function new(string name = "ALSU_monitor", uvm_component parent = null);
14            super.new(name,parent);
15        endfunction
16
17        function void build_phase (uvm_phase phase);
18            super.build_phase(phase);
19            mon_ap = new("mon_ap",this);
20        endfunction
21
22        task run_phase(uvm_phase phase);
23            super.run_phase (phase);
24            forever begin
25                rsp_seq_item = ALSU_sequence_item::type_id::create("rsp_seq_item");
26                @(negedge ALSU_vif.clk);
27                rsp_seq_item.serial_in=ALSU_vif.serial_in;
28                rsp_seq_item.direction=ALSU_vif.direction;
29                rsp_seq_item.A=ALSU_vif.A;
30                rsp_seq_item.B=ALSU_vif.B;
31                rsp_seq_item.rst=ALSU_vif.rst;
32                rsp_seq_item.cin=ALSU_vif.cin;
33                rsp_seq_item.opcode=ALSU_vif.opcode;
34                rsp_seq_item.bypass_A=ALSU_vif.bypass_A;
35                rsp_seq_item.bypass_B=ALSU_vif.bypass_B;
36                rsp_seq_item.red_op_A=ALSU_vif.red_op_A;
37                rsp_seq_item.red_op_B=ALSU_vif.red_op_B;
38                mon_ap.write(rsp_seq_item);
39                `uvm_info("run_phase",rsp_seq_item.convert2string_stimulus(), UVM_HIGH)
40            end
41        endtask
42    endclass : ALSU_monitor
43 endpackage : ALSU_monitor_pkg
```

Sequencer code snippet:

```

1 package ALSU_sequencer_pkg;
2
3 import ALSU_sequence_item_pkg::*;
4 import ALSU_shared_pkg::*;
5 import uvm_pkg::*;
6 `include "uvm_macros.svh"
7
8 class ALSU_sequencer extends uvm_sequencer #(ALSU_sequence_item);
9     `uvm_component_utils(ALSU_sequencer)
10
11     function new(string name = "ALSU_sequencer", uvm_component parent = null);
12         super.new(name,parent);
13     endfunction
14
15 endclass : ALSU_sequencer
16
17 endpackage : ALSU_sequencer_pkg

```

Sequence Item code snippets:

```

1 package ALSU_sequence_item_pkg;
2 import uvm_pkg::*;
3 import ALSU_shared_pkg::*;
4 `include "uvm_macros.svh"
5 class ALSU_sequence_item extends uvm_sequence_item;
6     `uvm_object_utils(ALSU_sequence_item)
7
8     function new(string name = "ALSU_sequence_item");
9         super.new(name);
10    endfunction
11
12    // Signals
13    rand bit rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
14    rand opcode_e opcode;
15    rand bit signed [2:0] A, B;
16    rand logic [15:8] leds;
17    rand logic signed [5:0] out;
18    logic [15:8] ledref;
19    logic signed [5:0] out_ref;
20    rand opcode_e opcode_array[5:0];
21    bit [2:0] EXTREEMS [2:0] = {'MAXNEG, ZERO, MAXPOS};
22    bit [2:0] INTERNALS [] = {3'b101, 3'b110, 3'b111, 3'b011} ;//!=EXTREEMS
23    bit [2:0] WALKING_ONES [2:0] = {3'b001, 3'b010, 3'b100};
24    bit [2:0] SLEEPING_ONES [] = {3'b000, 3'b011, 3'b101, 3'b111};//!= WALKING_ONES
25
26    // Constraint blocks
27    constraint rst_constraint {
28        rst dist {0:95,1:5};//Reset to be asserted with a low probability , 95% off & 5% on
29    }
30    constraint opcode_e_constraint {
31        opcode dist {[OR:ROTATE]:/96,[INVALID_6:INVALID_7]:/10};//Invalid cases should occur less frequent(10%) than the valid cases(90%)
32    }
33    constraint A_B_constraints {
34        if (opcode == ADD || opcode == MULT )
35            //A & B to take the values (MAXPOS, ZERO and MAXNEG) more often than the other values
36            A dist { EXTREEMS:/75 ,INTERNAL:/25 };
37            B dist { EXTREEMS:/75 ,INTERNAL:/25 };
38        } else if ((opcode == OR || opcode == XOR))
39        {
40            if (red_op_A){//red op_A package==1
41                //A most of the time to have one bit high in its 3 bits while constraining the B to be low
42                A dist { WALKING_ONES:/80 ,SLEEPING_ONES:/20 };
43                B == 0;
44            }
45            else if(red_op_B && !red_op_A ){//red op_B package==1 && red op_A package==0)
46                //B most of the time to have one bit high in its 3 bits while constraining the A to be low
47                B dist { WALKING_ONES:/80 ,SLEEPING_ONES:/20 };
48                A == 0;
49            }
50        } else {
51            //Do not constraint the inputs A or B when the operation is shift or rotate
52            A inside {[MAXNEG:MAXPOS]};
53        }
54
55        else {
56            //Do not constraint the inputs A or B when the operation is shift or rotate
57            A inside {[MAXNEG:MAXPOS]};
58            B inside {[MAXNEG:MAXPOS]};
59        }
60    constraint bypass_constraint {
61        //bypass_A and bypass_B should be disabled most of the time
62        bypass_A dist {0:99,1:10};//99% off & 1% on
63        bypass_B dist {0:99,1:10};//99% off & 1% on
64    }
65    constraint unique_opcode {
66        foreach (opcode_array[i])
67            // Ensure elements of i[] are not manually overridden are unique
68            opcode_array[i] inside {[OR:ROTATE]};
69        foreach (opcode_array[j])
70            if (j != i)
71                opcode_array[i] != opcode_array[j];
72    }
73
74
75    // Convert to string Function:
76    function string convert2String();
77        return $format(
78            "%s rst = %0b, cin = %0b, red_op_A = %0b, red_op_B = %0b, bypass_A = %0b, bypass_B = %0b, direction = %0b, serial_in = %0b, opcode = %s, A = %0d, B = %0d, leds = %0d, out = %0d",
79            rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in, opcode.name(), A, B, leds, out);
80        endfunction : convert2String
81
82
83    function string convert2String_stimulus();
84        return $format(
85            "%s rst = %0b, cin = %0b, red_op_A = %0b, red_op_B = %0b, bypass_A = %0b, bypass_B = %0b, direction = %0b, serial_in = %0b, opcode = %s, A = %0d, B = %0d, leds = %0d, out = %0d",
86            rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in, opcode.name(), A, B, leds, out);
87        endfunction : convert2String_stimulus
88
89    endclass : ALSU_sequence_item_pkg
90 endpackage : ALSU_sequence_item_pkg

```

Main Sequence code snippet:

```
1 package ALSU_main_sequence_pkg;
2     import ALSU_shared_pkg::*;
3     import uvm_pkg::*;
4     import ALSU_sequence_item_pkg::*;
5     `include "uvm_macros.svh"
6
7     class ALSU_main_sequence extends uvm_sequence #(ALSU_sequence_item);
8         `uvm_object_utils(ALSU_main_sequence)
9
10        ALSU_sequence_item seq_item;
11
12        function new(string name = "ALSU_main_sequence");
13            super.new(name);
14        endfunction
15
16        task body;
17            repeat(10_000) begin
18                seq_item=ALSU_sequence_item::type_id::create("seq_item");
19                start_item(seq_item);
20                assert(seq_item.randomize());
21                finish_item(seq_item);
22            end
23        endtask : body
24
25    endclass : ALSU_main_sequence
26
27 endpackage : ALSU_main_sequence_pkg
```

Reset Sequence code snippet:

```
1 package ALSU_reset_sequence_pkg;
2     import ALSU_shared_pkg::*;
3     import uvm_pkg::*;
4     import ALSU_sequence_item_pkg::*;
5     `include "uvm_macros.svh"
6     class ALSU_reset_sequence extends uvm_sequence #(ALSU_sequence_item);
7         `uvm_object_utils(ALSU_reset_sequence)
8
9        ALSU_sequence_item seq_item;
10
11        function new(string name = "ALSU_reset_sequence");
12            super.new(name);
13        endfunction
14
15        task body;
16            seq_item=ALSU_sequence_item::type_id::create("seq_item");
17            start_item(seq_item);
18            seq_item.rst=1;
19            seq_item.serial_in=0;
20            seq_item.direction=0;
21            seq_item.A=0;
22            seq_item.B=0;
23            seq_item.cin=0;
24            seq_item.opcode=opcode_e'(0);
25            seq_item.bypass_A=0;
26            seq_item.bypass_B=0;
27            seq_item.red_op_A=0;
28            seq_item.red_op_B=0;
29            finish_item(seq_item);
30        endtask : body
31    endclass : ALSU_reset_sequence
32 endpackage : ALSU_reset_sequence_pkg
```

Valid Sequence code snippet:

```
1 package ALSU_valid_sequence_pkg;
2     import ALSU_shared_pkg::*;
3     import uvm_pkg::*;
4     import ALSU_sequence_item_pkg::*;
5     `include "uvm_macros.svh"
6 class ALSU_valid_sequence extends uvm_sequence #(ALSU_sequence_item);
7     `uvm_object_utils(ALSU_valid_sequence)
8
9     int i =-1;
10
11    ALSU_sequence_item seq_item;
12
13    function new(string name = "ALSU_valid_sequence");
14        super.new(name);
15    endfunction
16
17    task body;
18        repeat (10) begin
19            i++;
20            seq_item=ALSU_sequence_item::type_id::create("seq_item");
21            start_item(seq_item);
22            assert(seq_item.randomize() with {opcode == i;});
23            finish_item(seq_item);
24        end
25    endtask : body
26 endclass : ALSU_valid_sequence
27
28 endpackage : ALSU_valid_sequence_pkg
```

Scoreboard code snippet:

```
1 package ALSU_scoreboard_pkg;
2     import uvm_pkg::*;
3     import ALSU_shared_pkg::*;
4     import ALSU_sequence_item_pkg::*;
5     `include "uvm_macros.svh"
6 class ALSU_scoreboard extends uvm_scoreboard;
7     uvm_component_utils(ALSU_scoreboard)
8     uvm_analysis_export #(ALSU_sequence_item) sb_export;
9     uvm_tlm_analysis_fifo #(ALSU_sequence_item) sb_fifo;
10    ALSU_sequence_item seq_item_sb;
11
12    integer correct_counter=0;
13    integer error_counter=0;
14
15    function new(string name = "ALSU_scoreboard", uvm_component parent = null);
16        super.new(name,parent);
17    endfunction
18
19    function void build_phase(uvm_phase phase);
20        super.build_phase(phase);
21        sb_export =new("sb_export",this);
22        sb_fifo =new("sb_fifo",this);
23    endfunction : build_phase
24
25    function void connect_phase(uvm_phase phase);
26        super.connect_phase(phase);
27        sb_export.connect(sb_fifo.analysis_export);
28    endfunction : connect_phase
29
30    task run_phase(uvm_phase phase);
31        super.run_phase(phase);
32        forever begin
33            sb_fifo.get(seq_item_sb);
34            if (seq_item_sb.out.ref== seq_item_sb.out) begin
35                `uvm_error("run_phase", $sformatf("There is an error!!, Transaction received by the DUT is: %s while the reference output is: 0b%0b",
36                seq_item_sb.convert2string(), seq_item_sb.out.ref));
37                error_counter++;
38            end
39            else begin
40                `uvm_info("run_phase", $sformatf("Correct Transaction received, Output is: %s",
41                seq_item_sb.convert2string()), UVM_HIGH)
42                correct_counter++;
43            end
44        end
45    endtask : run_phase
46
47    function void report_phase(uvm_phase phase);
48        super.report_phase(phase);
49        `uvm_info("report_phase", $sformatf("Total correct counts is: %d",correct_counter),UVM_LOW)
50        `uvm_info("report_phase", $sformatf("Total error counts is: %d",error_counter),UVM_LOW)
51    endfunction : report_phase
52
53 endclass : ALSU_scoreboard
54
55 endpackage : ALSU_scoreboard_pkg
```

Coverage code snippet:

```

1 package ALSU_coverage_pkg;
2 import uvm_pkg::*;
3 import ALSU_seq_item_pkg::*;
4 import ALSU_sequence_item_pkg::*;
5 `include "uvm_macros.svh"
6 class ALSU_coverage extends uvm_component;
7   `uvm_component_utils(ALSU_coverage)
8   uvm_analysis_export #(ALSU_sequence_item) cov_export;
9   uvm_tlm_analysis_fifo #(ALSU_sequence_item) cov_fifo;
10  ALSU_sequence_item seq_item_cov;
11
12  // Coverage groups
13  bit [2:0] WALKING_ONES [2:0] = '{3'b001,3'b010,3'b100};
14  covergroup cg;
15   option.per_instance = 1; // Enable per-instance options
16   A_cp: coverpoint seq_item_cov.A {
17     bins A_data_0 = {0};
18     bins A_data_max = {MAXPOS};
19     bins A_data_min = {MAXNEG};
20     bins A_data_default = default ;
21   }
22   A_cp.walking_ones: coverpoint seq_item_cov.A iff (seq_item_cov.red_op_A) {
23     bins A_data_walkingones[] = WALKING_ONES;
24   }
25   B_cp: coverpoint seq_item_cov.B {
26     bins B_data_0 = {0};
27     bins B_data_max = {MAXPOS};
28     bins B_data_min = {MAXNEG};
29     bins B_data_default = default ;
30   }
31   B_cp.walking_ones: coverpoint seq_item_cov.B iff ((seq_item_cov.red_op_B) && !(seq_item_cov.red_op_A)) {
32     bins B_data_walkingones[] = WALKING_ONES;
33   }
34   ALU_cp: coverpoint seq_item_cov.opcode {
35     bins Bins_shift[] = {SHIFT,ROTATE};
36     bins Bins_arith[] = {ADD , MULT};
37     bins Bins_bitwise[] = {OR,XOR};
38     illegal_bins Bins_invalid = {INVALID_6,INVALID_7};
39     bins Bins_trans = {0=>1=>>3=>4=>5};
40   }
41   opcode_cpt: coverpoint seq_item_cov.opcode {option.weight = 0;}
42   cin_cpt: coverpoint seq_item_cov.cin {option.weight = 0;}
43   serialin_cpt: coverpoint seq_item_cov.serial_in {option.weight = 0;};
44   direction_cpt: coverpoint seq_item_cov.direction {option.weight = 0;};
45   red_op_A_cpt: coverpoint seq_item_cov.red_op_A {option.weight = 0;};
46   red_op_B_cpt: coverpoint seq_item_cov.red_op_B {option.weight = 0;};
47   cross_ALU_cp, B_cp {
48     // When the ALU is addition or multiplication, A and B should have taken all permutations of maxpos, maxneg and zero.
49     bins ADD_MULTI_EXTERNS = binsof(ALU_cp.Bins_arith) && (binsof(A_cp) && binsof(B_cp));//Default bin won't be considered by default
50     option.cross_auto_bin_max=0;
51   }
52   // When the ALU is addition, c_in should have taken 0 or 1
53   cross_opcode_cpt, cin_cpt {
54     bins ADD_CIN0 = binsof(opcode_cpt) intersect {ADD} && binsof(cin_cpt) intersect {0};
55     bins ADD_CIN1 = binsof(opcode_cpt) intersect {ADD} && binsof(cin_cpt) intersect {1};
56   }
57   // When the ALU is addition, c_in should have taken 0 or 1
58   cross_opcode_cpt, cin_r {
59     bins ADD_CIN0 = binsof(opcode_cpt) intersect {ADD} && binsof(cin_cpt) intersect {0};
60     bins ADD_CIN1 = binsof(opcode_cpt) intersect {ADD} && binsof(cin_cpt) intersect {1};
61     option.cross_auto_bin_max=0;
62   }
63   // When the ALU is shifting or rotating, then shift_in must take 0 or 1
64   cross_ALU_cp, direction_cp {
65     bins SHIFT_SERIAL0 = binsof(opcode_cpt) intersect {SHIFT} && binsof(serialin_cpt) intersect {0};
66     bins SHIFT_SERIAL1 = binsof(opcode_cpt) intersect {SHIFT} && binsof(serialin_cpt) intersect {1};
67     option.cross_auto_bin_max=0;
68   }
69   // When the ALU is OR or XOR and red_op_A is asserted, then A took all walking one patterns (001, 010, and 100) while B is taking the value 0
70   cross_A_cp_walking_ones, B_cp iff((seq_item_cov.opcode==OR || seq_item_cov.opcode==XOR ) && seq_item_cov.red_op_A) {
71     bins OR_XOR_BE0 = binsof(A_cp.walking_ones_A_data_walkingones) && binsof(B_cp.B_data_0);
72     option.cross_auto_bin_max=0;
73   }
74   //When the ALU is OR or XOR and red_op_B is asserted, then B took all walking one patterns (001, 010, and 100) while A is taking the value 0
75   cross_B_cp_walking_ones, A_cp iff((seq_item_cov.opcode==OR || seq_item_cov.opcode==XOR ) && seq_item_cov.red_op_B) {
76     bins OR_XOR_BE0 = binsof(B_cp.walking_ones_B_data_walkingones) && binsof(A_cp.A_data_0);
77     option.cross_auto_bin_max=0;
78   }
79   //Covering the invalid case: reduction operation is activated while the opcode is not OR or XOR
80   cross_red_op_A_cp, red_op_B_cp, opcode_cpt {
81     bins INVALID_REDUCTION = (binsof(red_op_A_cp) intersect {1} || binsof(red_op_B_cp) intersect {1}) &&(binsof(opcode_cpt) intersect {[ADD:INVALID_7]));
82     option.cross_auto_bin_max=0;
83   }
84 endgroup
85
86 function new(string name = "ALSU_coverage", uvm_component parent = null);
87   super.new(name,parent);
88   cg=new();
89 endfunction
90
91 function void build_phase(uvm_phase phase);
92   super.build_phase(phase);
93   cov_export = new("cov_export",this);
94   cov_fifo = new("cov_fifo",this);
95   endfunction : build_phase
96
97 function void connect_phase(uvm_phase phase);
98   super.connect_phase(phase);
99   cov_export.connect(cov_fifo.analysis_export);
100  endfunction : connect_phase
101
102 task run_phase(uvm_phase phase);
103   super.run_phase(phase);
104   forever begin
105     cov_fifo.get(seq_item_cov);
106     cg.sample();
107   end
108   endtask : run_phase
109 endclass : ALSU_coverage
110
111 endpackage : ALSU_coverage_pkg

```

Test code snippet:

```

1 package ALSU_test_pkg;
2   `include "uvm_macros.svh"
3   import uvm_pkg::*;
4   import ALSU_env_pkg::*;
5   import package_shift_reg_env_pkg::*;
6   import ALSU_config_obj_pkg::*;
7   import shift_reg_config_pkg::*;
8   import ALSU_agent_pkg::*;
9   import ALSU_main_sequence_pkg::*;
10  import ALSU_reset_sequence_pkg::*;
11  import ALSU_valid_sequence_pkg::*;
12  import shift_reg_main_sequence_pkg::*;
13  import shift_reg_agent_pkg::*;
14  import ALSU_sequence_item_pkg::*; // Correct package import
15
16 class ALSU_test extends uvm_test ;
17   `uvm_component_utils(ALSU_test)
18
19   ALSU_config_obj ALSU_config_obj_test;
20   shift_reg_config shift_reg_cfg;
21   ALSU_env env;
22   shift_reg_env env2;
23   virtual ALSU_interface ALSU_test_vif;
24   ALSU_reset_sequence reset_seq;
25   ALSU_main_sequence main_seq;
26   ALSU_valid_sequence valid_seq;
27
28   function new(string name ="ALSU_test", uvm_component parent = null);
29     super.new(name,parent);
30   endfunction : new
31
32   function void build_phase(uvm_phase phase);
33     super.build_phase(phase);
34     env = ALSU_env::type_id::create("env",this);
35     env2 = shift_reg_env::type_id::create("env2",this);
36     ALSU_config_obj_test = ALSU_config_obj::type_id::create("ALSU_config_obj_test");
37     shift_reg_cfg = shift_reg_config::type_id::create("shift_reg_cfg");
38     reset_seq = ALSU_reset_sequence::type_id::create("reset_seq");
39     main_seq = ALSU_main_sequence::type_id::create("main_seq");
40     valid_seq = ALSU_valid_sequence::type_id::create("valid_seq");
41
42     if (!uvm_config_db#(virtual ALSU_interface)::get(this, "", "ALSU_if", ALSU_config_obj_test.ALSU_config_vif)) begin
43       `uvm_fatal("build_phase","Test - unable to get the virtual interface");
44     end
45
46     if (!uvm_config_db#(virtual shift_reg_if)::get(this,"","shift_reg_Vif",shift_reg_cfg.shift_reg_Vif)) begin
47       `uvm_fatal("build_phase","Test - unable to get the virtual interface");
48     end
49
50     ALSU_config_obj_test.is_active=UVM_ACTIVE;
51     shift_reg_cfg.is_active=UVM_PASSIVE;
52
53     uvm_config_db #(shift_reg_config)::set(this,"*","CFG",shift_reg_cfg);
54     uvm_config_db#(ALSU_config_obj)::set(this, "*", "CFG", ALSU_config_obj_test);
55
56   // Correct class references
57   set_type_override_by_type(ALSU_sequence_item::get_type(), ALSU_sequence_item_valid_invalid::get_type());
58
59 endfunction : build_phase
60
61 task run_phase(uvm_phase phase);
62   super.run_phase(phase);
63   phase.raise_objection(this);
64
65   `uvm_info("run_phase","Reset asserted", UVM_LOW)
66   reset_seq.start(env.agt.sqr);
67
68   `uvm_info("run_phase","Stimulus generation started", UVM_LOW)
69   main_seq.start(env.agt.sqr);
70
71   `uvm_info("run_phase","Valid opcodes sequence started", UVM_LOW)
72   valid_seq.start(env.agt.sqr);
73
74   phase.drop_objection(this);
75 endtask
76
77 endclass : ALSU_test
78 endpackage : ALSU_test_pkg

```

Configuration object code snippet:

```

1 package ALSU_config_obj_pkg;
2   `include "uvm_macros.svh"
3   import uvm_pkg::*;
4
5 class ALSU_config_obj extends uvm_object;
6   `uvm_object_utils(ALSU_config_obj)
7
8   virtual ALSU_interface ALSU_config_vif;
9
10  uvm_active_passive_enum is_active;
11
12  function new(string name ="ALSU_config_obj");
13    super.new(name);
14  endfunction : new
15
16 endclass : ALSU_config_obj
17 endpackage : ALSU_config_obj_pkg

```

Shift Register:

Design code snippets:

```
8 module shift_reg #(shift_reg_if.SSHIFT_REG_DUT_MP shift_regif);
9
10 always @(*) begin
11     if (shift_regif.mode) // rotate
12         if (shift_regif.direction) // left
13             shift_regif.dataout <= {shift_regif.datain[4:0], shift_regif.datain[5]};
14         else// Right
15             shift_regif.dataout <= {shift_regif.datain[0], shift_regif.datain[5:1]};
16     else // shift
17         if (shift_regif.direction) // left
18             shift_regif.dataout <= {shift_regif.datain[4:0], shift_regif.serial_in};
19         else // Right
20             shift_regif.dataout <= {shift_regif.serial_in, shift_regif.datain[5:1]};
21 end
22 endmodule
```

Interface code snippet:

```
1 import shared_pkg::*;
2
3 interface shift_reg_if ();
4
5     logic serial_in;
6     direction_e direction;
7     mode_e mode;
8     logic [5:0] datain, dataout;
9
10    // Modport
11    modport SHIFT_REG_DUT_MP (input serial_in, direction, mode,datain,output dataout);
12 endinterface : shift_reg_if
```

Shared package code snippet:

```
1 package ALSU_shared_pkg;
2     typedef enum bit [2:0] {OR,XOR,ADD,MULT,SHIFT,ROTATE,INVALID_6,INVALID_7} opcode_e;
3     parameter MAXPOS = 3;
4     parameter MAXNEG = -4;
5     parameter ZERO = 0 ;
6 endpackage : ALSU_shared_pkg
```

Environment code snippet:

```
1 package package_shift_reg_env_pkg;
2     import shift_reg_agent_pkg::*;
3     import shift_reg_scoreboard_pkg::*;
4     import shift_reg_coverage_pkg::*;
5
6     import uvm_pkg::*;
7     `include "uvm_macros.svh"
8
9     class shift_reg_env extends uvm_env ;
10        `uvm_component_utils(shift_reg_env)
11        shift_reg_agent agt;
12        shift_reg_scoreboard sb;
13        shift_reg_coverage cov;
14
15        function new(string name = "shift_reg_env", uvm_component parent = null);
16            super.new(name,parent);
17        endfunction
18
19        function void build_phase(uvm_phase phase);
20            super.build_phase(phase);
21            agt=shift_reg_agent::type_id::create("agt",this);
22            sb=shift_reg_scoreboard::type_id::create("sb",this);
23            cov=shift_reg_coverage::type_id::create("cov",this);
24        endfunction
25
26        function void connect_phase(uvm_phase phase);
27            super.connect_phase(phase);
28            agt.agt_ap.connect(sb.sb_export);
29            agt.agt_ap.connect(cov.cov_export);
30        endfunction : connect_phase
31
32    endclass
33 endpackage
```

Agent code snippet:

```
1 package shift_reg_agent_pkg;
2   import shift_reg_driver_pkg::*;
3   import MySequencer_pkg::*;
4   import shift_reg_config_pkg::*;
5   import shift_reg_monitor_pkg::*;
6   import shigt_reg_sequence_item_pkg::*;

7   import uvm_pkg::*;
8   `include "uvm_macros.svh"
9   class shift_reg_agent extends uvm_agent ;
10    `uvm_component_utils(shift_reg_agent)
11    MySequencer sqr;
12    shift_reg_driver drv;
13    shift_reg_monitor mon;
14    shift_reg_config shift_reg_cfg;
15    uvm_analysis_port #(shigt_reg_sequence_item) agt_ap;
16
17    function new(string name = "shift_reg_agent", uvm_component parent = null);
18      super.new(name,parent);
19    endfunction
20
21    function void build_phase(uvm_phase phase);
22      super.build_phase(phase);
23      if (!uvm_config_db #(shift_reg_config)::get(this,"","CFG",shift_reg_cfg)) begin
24        `uvm_fatal("build_phase", "Driver - unable to get configuration object");
25      end
26      if (shift_reg_cfg.is_active == UVM_ACTIVE) begin
27        drv = shift_reg_driver::type_id::create("drv",this);
28        sqr = MySequencer::type_id::create("sqr",this);
29      end
30      mon = shift_reg_monitor::type_id::create("mon",this);
31      agt_ap =new("agt_ap",this);
32
33    endfunction : build_phase
34
35    function void connect_phase(uvm_phase phase);
36      super.connect_phase(phase);
37      if (shift_reg_cfg.is_active == UVM_ACTIVE) begin
38        drv.seq_item_port.connect(sqr.seq_item_export);
39        drv.shift_reg_Vif=shift_reg_cfg.shift_reg_Vif;
40      end
41      mon.shift_reg_Vif=shift_reg_cfg.shift_reg_Vif;
42      mon.mon_ap.connect(agt_ap);
43    endfunction : connect_phase
44
45  endclass : shift_reg_agent
46 endpackage : shift_reg_agent_pkg
```

Driver code snippet:

```
1 package shift_reg_driver_pkg;
2   import shift_reg_config_pkg::*;
3   import shigt_reg_sequence_item_pkg::*;
4   import shigt_reg_main_sequence_pkg::*;
5
6   import uvm_pkg::*;
7   `include "uvm_macros.svh"
8   class shift_reg_driver extends uvm_driver #(shigt_reg_sequence_item);
9     `uvm_component_utils(shift_reg_driver);
10    virtual shift_reg_if shift_reg_Vif;
11    shigt_reg_sequence_item stim_seq_item;
12
13    function new(string name = "shift_reg_driver", uvm_component parent = null);
14      super.new(name,parent);
15    endfunction
16
17    task run_phase(uvm_phase phase);
18      super.run_phase (phase);
19      forever begin
20        stim_seq_item=shigt_reg_sequence_item::type_id::create("stim_seq_item");
21        seq_item_port.get_next_item(stim_seq_item);
22        shift_reg_Vif.direction=stim_seq_item.direction;
23        shift_reg_Vif.serial_in=stim_seq_item.serial_in;
24        shift_reg_Vif.datain=stim_seq_item.datain;
25        shift_reg_Vif.mode=stim_seq_item.mode;
26        #2;
27        seq_item_port.item_done();
28        `uvm_info("run_phase",stim_seq_item.convert2string_stimulus(), UVM_HIGH)
29      end
30    endtask
31  endclass
32 endpackage
```

Monitor code snippet:

```
1 package shift_reg_monitor_pkg;
2     import shift_reg_config_pkg::*;
3     import shigt_reg_sequence_item_pkg::*;
4
5     import uvm_pkg::*;
6     `include "uvm_macros.svh"
7     class shift_reg_monitor extends uvm_monitor ;
8         `uvm_component_utils(shift_reg_monitor);
9         virtual shift_reg_if shift_reg_Vif;
10        shigt_reg_sequence_item rsp_seq_item;
11        uvm_analysis_port #(shigt_reg_sequence_item) mon_ap;
12
13        function new(string name = "shift_reg_monitor", uvm_component parent = null);
14            super.new(name,parent);
15        endfunction
16
17        function void build_phase (uvm_phase phase);
18            super.build_phase(phase);
19            mon_ap = new("mon_ap",this);
20        endfunction
21
22        task run_phase(uvm_phase phase);
23            super.run_phase (phase);
24            forever begin
25                rsp_seq_item = shigt_reg_sequence_item::type_id::create("rsp_seq_item");
26                #2;
27                rsp_seq_item.direction=shift_reg_Vif.direction;
28                rsp_seq_item.serial_in=shift_reg_Vif.serial_in;
29                rsp_seq_item.datain=shift_reg_Vif.datain;
30                rsp_seq_item.mode=shift_reg_Vif.mode;
31                mon_ap.write(rsp_seq_item);
32                `uvm_info("run_phase",rsp_seq_item.convert2string_stimulus(), UVM_HIGH)
33            end
34        endtask
35
36    endclass
37 endpackage
38
```

Sequencer code snippet:

```
1 package MySequencer_pkg;
2     import shigt_reg_sequence_item_pkg::*;
3
4     import shared_pkg::*;
5     import uvm_pkg::*;
6     `include "uvm_macros.svh"
7     class MySequencer extends uvm_sequencer #(shigt_reg_sequence_item);
8         `uvm_component_utils(MySequencer)
9
10        function new(string name = "MySequencer", uvm_component parent = null);
11            super.new(name,parent);
12        endfunction
13
14    endclass : MySequencer
15 endpackage : MySequencer pkg
```

Sequence Item code snippet:

```
1 package shigt_reg_sequence_item_pkg;
2     import shared_pkg::*;
3     import uvm_pkg::*;
4     `include "uvm_macros.svh"
5     class shigt_reg_sequence_item extends uvm_sequence_item ;
6         `uvm_object_utils(shigt_reg_sequence_item)
7
8         rand bit reset;
9         rand bit serial_in;
10        rand mode_e mode;
11        rand direction_e direction;
12        rand logic [5:0] datain;
13        logic [5:0] dataout;
14
15        function new(string name = "shigt_reg_sequence_item");
16            super.new(name);
17        endfunction
18
19        constraint reset_constraint {
20            reset dist {0:/98, 1:/2};
21        }
22        constraint datain_constraint {
23            datain dist {[63:0]:=1};
24        }
25
26        function string convert2string();
27            return $sformatf("%s reset = %0b, serial_in = %0b, mode = %s, direction = %s, data_in = %0b",
28                super.convert2string(), reset, serial_in, mode, direction, datain);
29        endfunction : convert2string
30
31        function string convert2string_stimulus();
32            return $sformatf("reset = %0b, serial_in = %0b, mode = %s, direction = %s, data_in = %0b"
33                , reset, serial_in, mode, direction, datain);
34        endfunction : convert2string_stimulus
35    endclass : shigt_reg_sequence_item
36
37
38 endpackage : shigt_reg_sequence_item_pkg
```

Main Sequence code snippet:

```
1 package shigt_reg_main_sequence_pkg;
2     import shared_pkg::*;
3     import uvm_pkg::*;
4     import shigt_reg_sequence_item_pkg::*;
5     `include "uvm_macros.svh"
6     class shigt_reg_main_sequence extends uvm_sequence #(shigt_reg_sequence_item) ;
7         `uvm_object_utils(shigt_reg_main_sequence)
8
9         shigt_reg_sequence_item seq_item;
10
11         function new(string name = "shigt_reg_main_sequence");
12             super.new(name);
13         endfunction
14
15         task body;
16             repeat(10_000) begin
17                 seq_item=shigt_reg_sequence_item::type_id::create("seq_item");
18                 start_item(seq_item);
19                 assert(seq_item.randomize());
20                 finish_item(seq_item);
21             end
22         endtask : body
23     endclass : shigt_reg_main_sequence
24
25
26 endpackage : shigt_reg_main_sequence_pkg
```

Reset Sequence code snippet:

```
1 package shigt_reg_reset_sequence_pkg;
2     import shared_pkg::*;
3     import uvm_pkg::*;
4     import shigt_reg_sequence_item_pkg::*;
5
6     `include "uvm_macros.svh"
7     class shigt_reg_reset_sequence extends uvm_sequence #(shigt_reg_sequence_item) ;
8         `uvm_object_utils(shigt_reg_reset_sequence)
9
10        shigt_reg_sequence_item seq_item;
11
12        function new(string name = "shigt_reg_reset_sequence");
13            super.new(name);
14        endfunction
15
16        task body;
17            seq_item = shigt_reg_sequence_item::type_id::create("seq_item");
18            start_item(seq_item);
19            seq_item.reset=1;
20            seq_item.serial_in=0;
21            seq_item.datain=0;
22            seq_item.direction= direction_e'(0) ;
23            seq_item.mode=mode_e'(0);
24            finish_item(seq_item);
25        endtask : body
26    endclass : shigt_reg_reset_sequence
27
28
29 endpackage : shigt_reg_reset_sequence_pkg
```

Scoreboard code snippet:

```
1 package shift_reg_scoreboard_pkg;
2     import uvm_pkg::*;
3     import shared_pkg::*;
4
5     import shigt_reg_sequence_item_pkg::*;
6     `include "uvm_macros.svh"
7     class shift_reg_scoreboard extends uvm_scoreboard;
8         `uvm_component_utils(shift_reg_scoreboard)
9         uvm_analysis_export #(shigt_reg_sequence_item) sb_export;
10        uvm_tlm_analysis_fifo #(shigt_reg_sequence_item) sb_fifo;
11        shigt_reg_sequence_item seq_item_sb;
12        logic [5:0] dataout_ref;
13
14        integer correct_counter=0;
15        integer error_counter=0;
16
17        function new(string name = "shift_reg_scoreboard", uvm_component parent = null);
18            super.new(name,parent);
19        endfunction
20
21        function void build_phase(uvm_phase phase);
22            super.build_phase(phase);
23            sb_export =new("sb_export",this);
24            sb_fifo =new("sb_fifo",this);
25        endfunction : build_phase
26
27        function void connect_phase(uvm_phase phase);
28            super.connect_phase(phase);
29            sb_export.connect(sb_fifo.analysis_export);
30        endfunction : connect_phase
31
32        task run_phase(uvm_phase phase);
33            super.run_phase(phase);
34            forever begin
35                sb_fifo.get(seq_item_sb);
36                ref_model(seq_item_sb);
37                if (seq_item_sb.dataout != dataout_ref) begin
38                    `uvm_error("run_phase", $sformatf("There is an error!!, Transaction received by the DUT is: %s while the reference output is: 0b%b",
39                        seq_item_sb.convert2string(), dataout_ref));
40                    error_counter++;
41                end
42                else begin
43                    `uvm_info("run_phase", $sformatf("Correct Transaction received, Output is: %s",
44                        seq_item_sb.convert2string()), UVM_HIGH)
45                    correct_counter++;
46                end
47            end
48        endtask : run_phase
49
50        task ref_model(shigt_reg_sequence_item seq_item_chk);
51            if (seq_item_chk.reset) begin
52                dataout_ref=0;
53            end
54            else begin
55                if (seq_item_chk.mode) // rotate
56
```

```

45
50     task ref_model(shigt_reg_sequence_item seq_item_chk);
51         if (seq_item_chk.reset) begin
52             dataout_ref=0;
53         end
54         else begin
55             if (seq_item_chk.mode) // rotate
56                 if (seq_item_chk.direction) // left
57                     dataout_ref = {seq_item_chk.datain[4:0], seq_item_chk.datain[5]};
58                 else
59                     dataout_ref = {seq_item_chk.datain[0], seq_item_chk.datain[5:1]};
60             else // shift
61                 if (seq_item_chk.direction) // left
62                     dataout_ref = {seq_item_chk.datain[4:0], seq_item_chk.serial_in};
63                 else
64                     dataout_ref = {seq_item_chk.serial_in, seq_item_chk.datain[5:1]};
65             end
66         endtask : ref_model
67
68     function void report_phase(uvm_phase phase);
69         super.report_phase(phase);
70         `uvm_info("report_phase", $sformatf("Total correct counts is: %d",correct_counter),UVM_LOW)
71         `uvm_info("report_phase", $sformatf("Total error counts is: %d",error_counter),UVM_LOW)
72     endfunction : report_phase
73
74     endclass : shift_reg_scoreboard
75 endpackage : shift_reg_scoreboard_pkg

```

Coverage code snippet:

```

1 package shift_reg_coverage_pkg;
2 import uvm_pkg::*;
3 import shared_pkg::*;
4 import shigt_reg_sequence_item_pkg::*;
5 `include "uvm_macros.svh"
6 class shift_reg_coverage extends uvm_component;
7     `uvm_component_utils(shift_reg_coverage)
8     uvm_analysis_export #(shigt_reg_sequence_item) cov_export;
9     uvm_tlm_analysis_fifo #(shigt_reg_sequence_item) cov_fifo;
10    shigt_reg_sequence_item seq_item_cov;
11
12    // Covergroups
13    covergroup cg;
14        data_in_cp: coverpoint seq_item_cov.datain;
15        direction_cp: coverpoint seq_item_cov.direction;
16        mode_cp: coverpoint seq_item_cov.mode;
17        serial_in_cp: coverpoint seq_item_cov.serial_in;
18    endgroup : cg
19
20    function new(string name = "shift_reg_scoreboard", uvm_component parent = null);
21        super.new(name,parent);
22        cg=new();
23    endfunction
24
25    function void build_phase(uvm_phase phase);
26        super.build_phase(phase);
27        cov_export =new("cov_export",this);
28        cov_fifo =new("cov_fifo",this);
29    endfunction : build_phase
30
31    function void connect_phase(uvm_phase phase);
32        super.connect_phase(phase);
33        cov_export.connect(cov_fifo.analysis_export);
34    endfunction : connect_phase
35
36    task run_phase(uvm_phase phase);
37        super.run_phase(phase);
38        forever begin
39            cov_fifo.get(seq_item_cov);
40            cg.sample();
41        end
42    endtask : run_phase
43
44
45    endclass : shift_reg_coverage
46 endpackage : shift_reg_coverage_pkg

```

Configuration object code snippet:

```
1 package shift_reg_config_pkg;
2     import uvm_pkg::*;
3     `include "uvm_macros.svh"
4     class shift_reg_config extends uvm_object;
5         `uvm_object_utils(shift_reg_config);
6
7         virtual shift_reg_if shift_reg_Vif;
8
9         uvm_active_passive_enum is_active;
10
11        function new(string name = "shift_reg_config");
12            super.new(name);
13        endfunction
14    endclass
15 endpackage
16
```


DO File:

```
1 vlib work
2 vlog -f ALSU.list +cover -covercells
3 vsim -voptargs=+acc work.ALSU_top -cover -sv_seed random -l sim.ALSU_log
4 add wave /ALSU_top/ALSU_if/*
5 coverage save ALSU.ucdb -onexit
6 run -all
7 quit -sim
8 vcover report ALSU.ucdb -details -annotate -all -output coverage_ALSU_rpt.txt
```

ALSU & Shift Register list of files:

```
1 ALSU.sv
2 ALSU_SVA.sv
3 ALSU_config_obj_pkg.sv
4 ALSU_shared_pkg.sv
5 ALSU_interface.sv
6 ALSU_valid_sequence_pkg.sv
7 ALSU_main_sequence_pkg.sv
8 ALSU_reset_sequence_pkg.sv
9 ALSU_sequence_item_pkg.sv
10 ALSU_sequencer_pkg.sv
11 ALSU_env_pkg.sv
12 ALSU_test_pkg.sv
13 ALSU_driver_pkg.sv
14 ALSU_agent_pkg.sv
15 ALSU_scoreboard_pkg.sv
16 ALSU_monitor_pkg.sv
17 ALSU_coverage_pkg.sv
18 shift_reg.sv
19 shift_reg_config_pkg.sv
20 shared_pkg.sv
21 shift_reg_if.sv
22 shigt_reg_main_sequence_pkg.sv
23 shigt_reg_reset_sequence_pkg.sv
24 shigt_reg_sequence_item_pkg.sv
25 MySequencer_pkg.sv
26 package_shift_reg_env_pkg.sv
27 shift_reg_driver_pkg.sv
28 shift_reg_agent_pkg.sv
29 shift_reg_scoreboard_pkg.sv
30 shift_reg_monitor_pkg.sv
31 shift_reg_coverage_pkg.sv
32 ALSU_top.sv
```

Waveform snippets:



Transcript snippet:

```

# UVM_INFO ALSU_scoreboard_pkg.sv(49) @ 20022: uvm_test_top.env.sv [report_phase] Total coorect counts is: 0d10011
# UVM_INFO ALSU_scoreboard_pkg.sv(50) @ 20022: uvm_test_top.env.sv [report_phase] Total error counts is: 0d0
# UVM_INFO shift_reg_scoreboard_pkg.sv(70) @ 20022: uvm_test_top.env2.sv [report_phase] Total coorect counts is: 0d10011
# UVM_INFO shift_reg_scoreboard_pkg.sv(71) @ 20022: uvm_test_top.env2.sv [report_phase] Total error counts is: 0d0
#
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM_INFO : 11
# UVM_WARNING : 0
# UVM_ERROR : 0
# UVM_FATAL : 0
# ** Report counts by id
# [Questa UVM] 2
# [RNTIST] 1
# [TEST_DONE] 1
# [report_phase] 4
# [run_phase] 3
# ** Note: $finish : E:/DIGITAL/Programs/QuestaSim/win64/..verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#     Time: 20022 ns Iteration: 61 Instance: /ALSU_top

```

Code coverage report text file:

ALSU:

Branch coverage:

Can't reach 100% branch coverage, Because there is a missing default case in case statement which couldn't be hit, I had a discussion with Eng. Kareem and shared thoughts that it's a tool bug so it's ok not to reach 100% code coverage because of it.

```
== Instance: /ALSU_top/ALSU_DUT
== Design Unit: work.ALSU
=====
Branch Coverage:
  Enabled Coverage      Bins    Hits    Misses   Coverage
  -----      -----      ----
  Branches          32       31        1    96.87%
=====
Branch Details=====
Branch Coverage for instance /ALSU_top/ALSU_DUT
  Line     Item      Count      Source
  ---     ---      ----      -----
  File ALSU.sv
  -----IF Branch-----
  18           10587  Count coming in to IF
  18           1923   if(ALSU_if.rst) begin
  29           1         end else begin
Branch totals: 2 hits of 2 branches = 100.00%
  -----IF Branch-----
  44           10587  Count coming in to IF
  44           1923   if(ALSU_if.rst) begin
  46           1         end else begin
Branch totals: 2 hits of 2 branches = 100.00%
  -----IF Branch-----
  47           9484   Count coming in to IF
  47           4886   if (invalid)
  49           1         else
Branch totals: 2 hits of 2 branches = 100.00%
  -----IF Branch-----
  55           10587  Count coming in to IF
  55           1923   if(ALSU_if.rst) begin
  58           1         else begin
Branch totals: 2 hits of 2 branches = 100.00%
  -----IF Branch-----
  59           9484   Count coming in to IF
  59           4886   if (invalid)
  61           1         else if (bypass_A_reg && bypass_B_reg)
  63           1         else if (bypass_A_reg)
  65           1         else if (bypass_B_reg)
  67           1         else begin
Branch totals: 5 hits of 5 branches = 100.00%
  -----CASE Branch-----
  68           3832   Count coming in to CASE
  69           1612   3'h0: begin
  80           1145   3'h1: begin
  92           229    3'h2: if(FULL_ADDER=="ON") begin
  98           265    3'h3: ALSU_if.out <= A_reg * B_reg;
  99           286    3'h4: begin
  105          295    3'h5: begin
  ***8*** All False Count
Branch totals: 6 hits of 7 branches = 85.71%
  -----IF Branch-----
  71           1612   Count coming in to IF
  71           131    if (red_op_A_reg && red_op_B_reg)
  73           100    else if (red_op_A_reg)
  75           101    else if (red_op_B_reg)
  77           1280   else
Branch totals: 4 hits of 4 branches = 100.00%
  -----IF Branch-----
  82           1145   Count coming in to IF
  82           144    if (red_op_A_reg && red_op_B_reg)
  84           113    else if (red_op_A_reg)
  86           101    else if (red_op_B_reg)
  88           787    else
Branch totals: 4 hits of 4 branches = 100.00%
  -----IF Branch-----
  100          286    Count coming in to IF
  100          153    if (direction_reg)
  102          133    else
Branch totals: 2 hits of 2 branches = 100.00%
  -----IF Branch-----
  106          295    Count coming in to IF
  106          164    if (direction_reg)
  108          131    else
Branch totals: 2 hits of 2 branches = 100.00%
```

Condition coverage:

```

Condition Coverage:
Enabled Coverage      Bins   Covered   Misses   Coverage
-----      -----   -----   -----   -----
Conditions          6       6        0    100.00%
=====Condition Details=====
Condition Coverage for instance /ALSU_top/ALSU_DUT --
File ALSU.sv
-----Focused Condition View-----
Line    62 Item  1 (bypass_A_reg && bypass_B_reg)
Condition totals: 2 of 2 input terms covered = 100.00%
Input Term  Covered  Reason for no coverage  Hint
-----      -----
bypass_A_reg   Y
bypass_B_reg   Y
Rows:      Hits  FEC Target      Non-masking condition(s)
-----      -----
Row 1:      1  bypass_A_reg_0      -
Row 2:      1  bypass_A_reg_1      bypass_B_reg
Row 3:      1  bypass_B_reg_0      bypass_A_reg
Row 4:      1  bypass_B_reg_1      bypass_A_reg
-----Focused Condition View-----
Line    72 Item  1 (red_op_A_reg && red_op_B_reg)
Condition totals: 2 of 2 input terms covered = 100.00%
Input Term  Covered  Reason for no coverage  Hint
-----      -----
red_op_A_reg   Y
red_op_B_reg   Y
Rows:      Hits  FEC Target      Non-masking condition(s)
-----      -----
Row 1:      1  red_op_A_reg_0      -
Row 2:      1  red_op_A_reg_1      red_op_B_reg
Row 3:      1  red_op_B_reg_0      red_op_A_reg
Row 4:      1  red_op_B_reg_1      red_op_A_reg
-----Focused Condition View-----
Line    83 Item  1 (red_op_A_reg && red_op_B_reg)
Condition totals: 2 of 2 input terms covered = 100.00%
Input Term  Covered  Reason for no coverage  Hint
-----      -----
red_op_A_reg   Y
red_op_B_reg   Y
Rows:      Hits  FEC Target      Non-masking condition(s)
-----      -----
Row 1:      1  red_op_A_reg_0      -
Row 2:      1  red_op_A_reg_1      red_op_B_reg
Row 3:      1  red_op_B_reg_0      red_op_A_reg
Row 4:      1  red_op_B_reg_1      red_op_A_reg

```

Expression coverage:

```

Expression Coverage:
Enabled Coverage      Bins   Covered   Misses   Coverage
-----      -----   -----   -----   -----
Expressions         8       8        0    100.00%
=====Expression Details=====
Expression Coverage for instance /ALSU_top/ALSU_DUT --
File ALSU.sv
-----Focused Expression View-----
Line    14 Item  1 ((red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]))
Expression totals: 4 of 4 input terms covered = 100.00%
Input Term  Covered  Reason for no coverage  Hint
-----      -----
red_op_A_reg   Y
red_op_B_reg   Y
opcode_reg[1]   Y
opcode_reg[2]   Y
Rows:      Hits  FEC Target      Non-masking condition(s)
-----      -----
Row 1:      1  red_op_A_reg_0      ((opcode_reg[1] | opcode_reg[2]) && -red_op_B_reg)
Row 2:      1  red_op_A_reg_1      ((opcode_reg[1] | opcode_reg[2]) && -red_op_B_reg)
Row 3:      1  red_op_B_reg_0      ((opcode_reg[1] | opcode_reg[2]) && -red_op_A_reg)
Row 4:      1  red_op_B_reg_1      ((opcode_reg[1] | opcode_reg[2]) && -red_op_A_reg)
Row 5:      1  opcode_reg[1]_0     ((red_op_A_reg | red_op_B_reg) && -opcode_reg[2])
Row 6:      1  opcode_reg[1]_1     ((red_op_A_reg | red_op_B_reg) && -opcode_reg[2])
Row 7:      1  opcode_reg[2]_0     ((red_op_A_reg | red_op_B_reg) && -opcode_reg[1])
Row 8:      1  opcode_reg[2]_1     ((red_op_A_reg | red_op_B_reg) && -opcode_reg[1])
-----Focused Expression View-----
Line    15 Item  1 (opcode_reg[1] & opcode_reg[2])
Expression totals: 2 of 2 input terms covered = 100.00%
Input Term  Covered  Reason for no coverage  Hint
-----      -----
opcode_reg[1]   Y
opcode_reg[2]   Y
Rows:      Hits  FEC Target      Non-masking condition(s)
-----      -----
Row 1:      1  opcode_reg[1]_0     opcode_reg[2]
Row 2:      1  opcode_reg[1]_1     opcode_reg[2]
Row 3:      1  opcode_reg[2]_0     opcode_reg[1]
Row 4:      1  opcode_reg[2]_1     opcode_reg[1]
-----Focused Expression View-----
Line    16 Item  1 (invalid_red_op | invalid_opcode)
Expression totals: 2 of 2 input terms covered = 100.00%
Input Term  Covered  Reason for no coverage  Hint
-----      -----
invalid_red_op   Y
invalid_opcode   Y
Rows:      Hits  FEC Target      Non-masking condition(s)
-----      -----
Row 1:      1  invalid_red_op_0   -invalid_opcode
Row 2:      1  invalid_red_op_1   -invalid_opcode
Row 3:      1  invalid_opcode_0   -invalid_red_op
Row 4:      1  invalid_opcode_1   -invalid_red_op

```

Statement coverage:

```

Statement Coverage:
----- Enabled Coverage ----- Bins Hits Misses Coverage
----- ----- ----- ----- -----
Statements 48 48 0 100.00%
=====
=====Statement Details=====
Statement Coverage for instance /ALSU_top/ALSU_DUT --
Line Item Count Source
---- ----
File ALSU.sv
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110

----- Parameters & Internal signals -----
parameter string PRIORITY = "A";
parameter string FULL_ADDER = "OFF";
reg red_op_A_reg, red_op_B_reg, bypass_A_reg, bypass_B_reg, direction_reg, serial_in_reg;
reg signed [1:0] cin_reg; //Make cin_reg signed 2bits to perform correct signed addition
reg [2:0] opcode_reg;
reg signed [2:0] A_reg, B_reg; //A & B registers are signed as well as A & B
wire invalid_red_op, invalid_opcode, invalid;

----- Invalid handling -----
assign invalid_red_op = (red_op_A_reg | red_op_B_reg) & (opcode_reg[1] | opcode_reg[2]);
assign invalid_opcode = opcode_reg[1] & opcode_reg[2];
assign invalid = invalid_red_op | invalid_opcode;

----- Registering Input Signals -----
always @ (posedge ALSU_if.clk or posedge ALSU_if.rst) begin
    if(ALSU_if.rst) begin
        cin_reg <= 0;
        red_op_B_reg <= 0;
        red_op_A_reg <= 0;
        bypass_B_reg <= 0;
        bypass_A_reg <= 0;
        direction_reg <= 0;
        serial_in_reg <= 0;
        opcode_reg <= 0;
        A_reg <= 0;
        B_reg <= 0;
    end
    else begin
        cin_reg <= ALSU_if.cin;
        red_op_B_reg <= ALSU_if.red_op_B;
        red_op_A_reg <= ALSU_if.red_op_A;
        bypass_B_reg <= ALSU_if.bypass_B;
        bypass_A_reg <= ALSU_if.bypass_A;
        direction_reg <= ALSU_if.direction;
        serial_in_reg <= ALSU_if.serial_in;
        opcode_reg <= ALSU_if.opcode;
        A_reg <= ALSU_if.A;
        B_reg <= ALSU_if.B;
    end
end
//leds output blinking
always @ (posedge ALSU_if.clk or posedge ALSU_if.rst) begin
    if(ALSU_if.rst) begin
        ALSU_if.leds <= 0;
    end
    else begin
        if (invalid)
            ALSU_if.leds <= ~ALSU_if.leds;
        else
            4511
            ALSU_if.leds <= 0;
    end
end
//ALSU output processing
always @ (posedge ALSU_if.clk or posedge ALSU_if.rst) begin
    if(ALSU_if.rst) begin
        ALSU_if.out <= 0;
    end
    else begin
        if (invalid)
            ALSU_if.out <= 0;
        else if (bypass_A_reg && bypass_B_reg)
            ALSU_if.out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
        else
            5038
            ALSU_if.out <= 0;
            else if (bypass_A_reg && bypass_B_reg)
                ALSU_if.out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
            else if (bypass_A_reg)
                ALSU_if.out <= A_reg;
            else if (bypass_B_reg)
                ALSU_if.out <= B_reg;
            else
                case (opcode_reg)//Bug: opcode --> opcode_reg
                    3'h0: begin
                        //Third bug --> AND replaced with OR
                        if (red_op_A_reg && red_op_B_reg)
                            ALSU_if.out <= (INPUT_PRIORITY == "A")? A_reg: B_reg;
                        else if (red_op_A_reg)
                            ALSU_if.out <= [A_reg];
                        else if (red_op_B_reg)
                            ALSU_if.out <= [B_reg];
                        else
                            ALSU_if.out <= A_reg ^ B_reg;
                    end
                    3'h1: begin
                        //Fourth bug --> OR replaced with XOR
                        if (red_op_A_reg && red_op_B_reg)
                            ALSU_if.out <= (INPUT_PRIORITY == "A")? ^A_reg: ^B_reg;
                        else if (red_op_A_reg)
                            ALSU_if.out <= ~A_reg;
                        else if (red_op_B_reg)
                            ALSU_if.out <= ~B_reg;
                        else
                            ALSU_if.out <= A_reg ^ B_reg;
                    end
                    //Fifth bug --> Added logic condition for FULL_ADDER operation
                    3'h2: if(FULL_ADDER=="ON")
                        161
                        ALSU_if.out <= A_reg + B_reg + cin_reg;
                    end
                    else if (FULL_ADDER=="OFF")
                        112
                        ALSU_if.out <= A_reg + B_reg;
                    end
                    3'h3: ALSU_if.out <= A_reg * B_reg;
                    3'h4: begin
                        if (direction_reg)
                            286
                            ALSU_if.out <= ALSU_if.out_shift_reg;
                        else
                            159
                            ALSU_if.out <= ALSU_if.out_shift_reg;
                    end
                    3'h5: begin
                        if (direction_reg)
                            137
                            ALSU_if.out <= ALSU_if.out_shift_reg;
                        else
                            123
                            ALSU_if.out <= ALSU_if.out_shift_reg;
                    end
                    3'h6: begin
                        if (direction_reg)
                            110
                            ALSU_if.out <= ALSU_if.out_shift_reg;
                        else
                            ALSU_if.out <= ALSU_if.out_shift_reg;
                    end
                endcase
            end
        end
    end
end

```

Toggle coverage:

```

Toggle Coverage:
  Enabled Coverage      Bins    Hits    Misses   Coverage
  -----  -----  -----  -----
  Toggles          138     138       0   100.00%
  ======Toggle Details=====

Toggle Coverage for instance /ALSU_top/ALSU_if --
  Node      1H->0L    0L->1H   "Coverage"
  -----  -----
  A[2-0]        1         1   100.00
  B[2-0]        1         1   100.00
  bypass_A      1         1   100.00
  bypass_B      1         1   100.00
  cin           1         1   100.00
  clk            1         1   100.00
  direction      1         1   100.00
  leds[15-0]     1         1   100.00
  leds_ref[15-0] 1         1   100.00
  opcode
    ENUM type   Value   Count
    OR          6   100.00
    XOR         6   100.00
    ADD          2   100.00
    MULT         4   100.00
    SHIFT        4   100.00
    ROTATE       3   100.00
    INVALID_6    3   100.00
    INVALID_7    1   100.00
  out[5-0]       1         1   100.00
  out_ref[5-0]   1         1   100.00
  out_shift_reg[5-0] 1         1   100.00
  red_op_A       1         1   100.00
  red_op_B       1         1   100.00
  rst            1         1   100.00
  serial_in      1         1   100.00

Total Node Count = 73
Toggled Node Count = 73
Untoggled Node Count = 0

Toggle Coverage = 100.00% (138 of 138 bins)

```

Functional coverage:

Report text file:

Coverage						
Covergroup	Metric	Goal	Bins	Status		
ALSU_Coverage_cg	1	ns	na	100.00%	-	Covered
Coverpoint/Crosses	18	na	na	na	-	
Covergroup Bins	45	45	0	100.00%	-	
Covergroup						
TYPE /ALSU_coverage_pk/ALSU_Coverage/cg	100.00%	100	-	-	-	Covered
covered/total bins:	45	45	-	-	-	
missing/total bins:	0	45	-	-	-	
% Hit:	100.00%	100	-	-	-	
Coverpoint A_cp	100.00%	100	-	-	-	Covered
covered/total bins:	100	100	-	-	-	
missing/total bins:	0	3	-	-	-	
% Hit:	100.00%	100	-	-	-	
Coverpoint A_walking_ones	100.00%	100	-	-	-	Covered
covered/total bins:	2	2	-	-	-	
missing/total bins:	0	2	-	-	-	
% Hit:	100.00%	100	-	-	-	
Coverpoint B_cp	100.00%	100	-	-	-	Covered
covered/total bins:	3	3	-	-	-	
missing/total bins:	0	3	-	-	-	
% Hit:	100.00%	100	-	-	-	
Coverpoint B_walking_ones	100.00%	100	-	-	-	Covered
covered/total bins:	2	2	-	-	-	
missing/total bins:	0	2	-	-	-	
% Hit:	100.00%	100	-	-	-	
Coverpoint C_ALU_cp	100.00%	100	-	-	-	Covered
covered/total bins:	7	7	-	-	-	
missing/total bins:	0	7	-	-	-	
% Hit:	100.00%	100	-	-	-	
Coverpoint opcode_cp	0.00%	100	-	-	-	ZERO
covered/total bins:	8	8	-	-	-	
missing/total bins:	0	8	-	-	-	
% Hit:	100.00%	100	-	-	-	
Coverpoint cinc_cp	0.00%	100	-	-	-	ZERO
covered/total bins:	2	2	-	-	-	
missing/total bins:	0	2	-	-	-	
% Hit:	100.00%	100	-	-	-	
Coverpoint serialin_cp	0.00%	100	-	-	-	ZERO
covered/total bins:	2	2	-	-	-	
missing/total bins:	0	2	-	-	-	
% Hit:	100.00%	100	-	-	-	
Coverpoint direction_cp	0.00%	100	-	-	-	ZERO
covered/total bins:	2	2	-	-	-	
missing/total bins:	0	2	-	-	-	
% Hit:	100.00%	100	-	-	-	
Coverpoint red_op_A_cp	0.00%	100	-	-	-	ZERO
covered/total bins:	2	2	-	-	-	
missing/total bins:	0	2	-	-	-	
% Hit:	100.00%	100	-	-	-	
Coverpoint red_op_B_cp	0.00%	100	-	-	-	ZERO
covered/total bins:	2	2	-	-	-	
missing/total bins:	0	2	-	-	-	
% Hit:	100.00%	100	-	-	-	
Cross #cross_0w	100.00%	100	-	-	-	Covered
covered/total bins:	1	1	-	-	-	
missing/total bins:	0	1	-	-	-	
% Hit:	100.00%	100	-	-	-	
Cross #cross_1w	100.00%	100	-	-	-	Covered
covered/total bins:	2	2	-	-	-	
missing/total bins:	0	2	-	-	-	
% Hit:	100.00%	100	-	-	-	
Cross #cross_2w	100.00%	100	-	-	-	Covered
covered/total bins:	2	2	-	-	-	
missing/total bins:	0	2	-	-	-	
% Hit:	100.00%	100	-	-	-	
Cross #cross_3w	100.00%	100	-	-	-	Covered
covered/total bins:	2	2	-	-	-	

% Hit:	100.00%	100	.	Covered	
covered/total bins:	2	2	.		
missing/total bins:	0	2	.		
% Hit:	100.00%	100	.	Covered	
Cross #cross_4#	100.00%	100	.	Covered	
covered/total bins:	1	1	.		
missing/total bins:	0	1	.		
% Hit:	100.00%	100	.	Covered	
Cross #cross_5#	100.00%	100	.	Covered	
covered/total bins:	1	1	.		
missing/total bins:	0	1	.		
% Hit:	100.00%	100	.	Covered	
Cross #cross_6#	100.00%	100	.	Covered	
covered/total bins:	1	1	.		
missing/total bins:	0	1	.		
% Hit:	100.00%	100	.	Covered	
Covergroup instance \ALSU_coverage_pkg::ALSU_coverage::cg	100.00%	100	.	Covered	
covered/total bins:	45	45	.		
missing/total bins:	9	45	.		
% Hit:	100.00%	100	.	Covered	
Coverpoint A_cp	100.00%	100	.	Covered	
covered/total bins:	3	3	.		
missing/total bins:	0	3	.		
% Hit:	100.00%	100	.	Covered	
bin A_data_0	1921	1	.	Covered	
bin A_data_max	1715	1	.	Covered	
bin A_data_min	1589	1	.	Covered	
default bin A_data_default	4786	.	.	Occurred	
Coverpoint B_cp_walking_ones	100.00%	100	.	Covered	
covered/total bins:	2	2	.		
missing/total bins:	0	2	.		
% Hit:	100.00%	100	.	Covered	
bin B_data_0	2299	1	.	Covered	
bin B_data_max	1666	1	.	Covered	
bin B_data_min	1545	1	.	Covered	
default bin B_data_default	4581	.	.	Occurred	
Coverpoint B_cp_walking_ones	100.00%	100	.	Covered	
covered/total bins:	3	3	.		
missing/total bins:	0	3	.		
% Hit:	100.00%	100	.	Covered	
bin B_data_0	2299	1	.	Covered	
bin B_data_max	1666	1	.	Covered	
bin B_data_min	1545	1	.	Covered	
default bin B_data_default	4581	.	.	Occurred	
Coverpoint B_cp_walking_ones	100.00%	100	.	Covered	
covered/total bins:	2	2	.		
missing/total bins:	0	2	.		
% Hit:	100.00%	100	.	Covered	
bin B_data_walkingones[1]	422	1	.	Covered	
bin B_data_walkingones[2]	432	1	.	Covered	
Coverpoint B_ALU_cp	100.00%	100	.	Covered	
covered/total bins:	3	3	.		
missing/total bins:	0	3	.		
% Hit:	100.00%	100	.	Covered	
bin B_data_walkingones[1]	221	1	.	Covered	
bin B_data_walkingones[2]	194	1	.	Covered	
Coverpoint B_ALU_cp	100.00%	100	.	Covered	
covered/total bins:	7	7	.		
missing/total bins:	0	7	.		
% Hit:	100.00%	100	.	Covered	
illegal_bin_Bins_invalid	1035	.	.	Occurred	
bin Bins_Shift[SHFTFT]	1462	1	.	Covered	
bin Bins_Shift[SHFTFT]	1544	1	.	Covered	
bin Bins_Arith[ADD]	1494	1	.	Covered	
bin Bins_Arith[MULT]	1467	1	.	Covered	
bin Bins_bitwise[OR]	1527	1	.	Covered	
bin Bins_bitwise[XOR]	1572	1	.	Covered	
bin Bins_Trans	1	1	.	Covered	
Coverpoint B_ALU_cp [1]	100.00%	100	.	Covered	
covered/total bins:	8	8	.		
missing/total bins:	0	8	.		
% Hit:	100.00%	100	.	Covered	
bin auto[0s]	1527	1	.	Covered	
bin auto[XOR]	1522	1	.	Covered	
bin auto[ADD]	1494	1	.	Covered	
bin auto[MULT]	1467	1	.	Covered	
bin auto[SHFT]	1462	1	.	Covered	
bin auto[ROTATE]	1544	1	.	Covered	
bin auto[INVALID 0s]	564	1	.	Covered	
bin auto[INVALID ?]	531	1	.	Covered	
bin auto[INVALID_0]	204	1	.	Covered	
bin auto[INVALID_7]	331	1	.	Covered	
Coverpoint cin_cp [1]	100.00%	100	.	Covered	
covered/total bins:	2	2	.		
missing/total bins:	0	2	.		
% Hit:	100.00%	100	.	Covered	
bin auto[0]	5015	1	.	Covered	
bin auto[1]	4996	1	.	Covered	
Coverpoint din1in_cp [1]	100.00%	100	.	Covered	
covered/total bins:	2	2	.		
missing/total bins:	0	2	.		
% Hit:	100.00%	100	.	Covered	
bin auto[0]	4984	1	.	Covered	
bin auto[1]	5027	1	.	Covered	
Coverpoint direction_cp [1]	100.00%	100	.	Covered	
covered/total bins:	2	2	.		
missing/total bins:	0	2	.		
% Hit:	100.00%	100	.	Covered	
bin auto[0]	4983	1	.	Covered	
bin auto[1]	5040	1	.	Covered	
Coverpoint red_op_A_cp [1]	100.00%	100	.	Covered	
covered/total bins:	2	2	.		
missing/total bins:	0	2	.		
% Hit:	100.00%	100	.	Covered	
bin auto[0]	5040	1	.	Covered	
bin auto[1]	5047	1	.	Covered	
Coverpoint red_op_E_cp [1]	100.00%	100	.	Covered	
covered/total bins:	2	2	.		
missing/total bins:	0	2	.		
% Hit:	100.00%	100	.	Covered	
bin auto[0]	5040	1	.	Covered	
bin auto[1]	5047	1	.	Covered	
Cross #cross_0#	100.00%	100	.	Covered	
covered/total bins:	1	1	.		
missing/total bins:	0	1	.		
% Hit:	100.00%	100	.	Covered	
Auto, Default and User Defined Bins:					
bin ADD_NULT_EXTREMS	2044	1	.	Covered	
Cross #cross_2#	100.00%	100	.	Covered	
covered/total bins:	2	2	.		
missing/total bins:	0	2	.		
% Hit:	100.00%	100	.	Covered	
Auto, Default and User Defined Bins:					
bin ADD_CINB	716	1	.	Covered	
bin ADD_CIN1	688	1	.	Covered	
Cross #cross_3#	100.00%	100	.	Covered	
covered/total bins:	2	2	.		
missing/total bins:	0	2	.		
% Hit:	100.00%	100	.	Covered	
Auto, Default and User Defined Bins:					
bin SHIFT_SERIALINB	738	1	.	Covered	
bin SHIFT_SERIALINI	724	1	.	Covered	
Cross #cross_3#	100.00%	100	.	Covered	
covered/total bins:	2	2	.		
missing/total bins:	0	2	.		
% Hit:	100.00%	100	.	Covered	
Auto, Default and User Defined Bins:					
bin ROTATE_DIRECTIONB	1491	1	.	Covered	
bin SHIFT_ROTATE_DIRECTIONI	1515	1	.	Covered	
Cross #cross_4#	100.00%	100	.	Covered	
covered/total bins:	1	1	.		
missing/total bins:	0	1	.		
% Hit:	100.00%	100	.	Covered	
Auto, Default and User Defined Bins:					
bin OR_XOR_REDRA	371	1	.	Covered	
Cross #cross_5#	100.00%	100	.	Covered	
covered/total bins:	1	1	.		
missing/total bins:	0	1	.		
% Hit:	100.00%	100	.	Covered	
Auto, Default and User Defined Bins:					
bin OR_XOR_REDDB	148	1	.	Covered	
Cross #cross_6#	100.00%	100	.	Covered	
covered/total bins:	1	1	.		
missing/total bins:	0	1	.		
% Hit:	100.00%	100	.	Covered	
Auto, Default and User Defined Bins:					
bin INVALID_REDUCTION	5182	1	.	Covered	

Assertions coverage:

Assertion Coverage:				
Assertions	16	16	0	100.00%
Name	File(Line)	Failure Count	Pass Count	
/ALSU_top/ALSU_DUT/SVA/reset_assertion	ALSU_SVA.sv(9)	0	1	
/ALSU_top/ALSU_DUT/SVA/invalid_property_assertion	ALSU_SVA.sv(104)	0	1	
/ALSU_top/ALSU_DUT/SVA/bypass_A_property_assertion	ALSU_SVA.sv(107)	0	1	
/ALSU_top/ALSU_DUT/SVA/bypass_B_property_assertion	ALSU_SVA.sv(110)	0	1	
/ALSU_top/ALSU_DUT/SVA/red_OR_A_property_assertion	ALSU_SVA.sv(113)	0	1	
/ALSU_top/ALSU_DUT/SVA/red_OR_B_property_assertion	ALSU_SVA.sv(116)	0	1	
/ALSU_top/ALSU_DUT/SVA/red_OR_A_B_property_assertion	ALSU_SVA.sv(119)	0	1	
/ALSU_top/ALSU_DUT/SVA/red_XOR_A_property_assertion	ALSU_SVA.sv(122)	0	1	
/ALSU_top/ALSU_DUT/SVA/red_XOR_B_property_assertion	ALSU_SVA.sv(125)	0	1	
/ALSU_top/ALSU_DUT/SVA/red_XOR_A_B_property_assertion	ALSU_SVA.sv(128)	0	1	
/ALSU_top/ALSU_DUT/SVA/Add1_assertion	ALSU_SVA.sv(131)	0	1	
/ALSU_top/ALSU_DUT/SVA/Mult_assertion	ALSU_SVA.sv(134)	0	1	
/ALSU_top/ALSU_DUT/SVA/shift_left_assertion	ALSU_SVA.sv(137)	0	1	
/ALSU_top/ALSU_DUT/SVA/shift_right_assertion	ALSU_SVA.sv(140)	0	1	
/ALSU_top/ALSU_DUT/SVA/rotate_left_assertion	ALSU_SVA.sv(143)	0	1	
/ALSU_top/ALSU_DUT/SVA/rotate_right_assertion	ALSU_SVA.sv(146)	0	1	

Directive coverage:

Directive Coverage:					
Directives	16	16	0	100.00%	
DIRECTIVE COVERAGE:					
Name	Design Unit	Design UnitType	Lang File(Line)	Hits	Status
/ALSU_top/ALSU_DUT/SVA/reset_cover	ALSU_SVA Verilog	SVA	ALSU_SVA.sv(10)	518	Covered
/ALSU_top/ALSU_DUT/SVA/invalid_property_cover	ALSU_SVA Verilog	SVA	ALSU_SVA.sv(105)	4691	Covered
/ALSU_top/ALSU_DUT/SVA/bypass_A_property_cover	ALSU_SVA Verilog	SVA	ALSU_SVA.sv(108)	366	Covered
/ALSU_top/ALSU_DUT/SVA/bypass_B_property_cover	ALSU_SVA Verilog	SVA	ALSU_SVA.sv(111)	332	Covered
/ALSU_top/ALSU_DUT/SVA/red_OR_A_property_cover	ALSU_SVA Verilog	SVA	ALSU_SVA.sv(114)	228	Covered
/ALSU_top/ALSU_DUT/SVA/red_OR_B_property_cover	ALSU_SVA Verilog	SVA	ALSU_SVA.sv(117)	116	Covered
/ALSU_top/ALSU_DUT/SVA/red_OR_A_B_property_cover	ALSU_SVA Verilog	SVA	ALSU_SVA.sv(120)	682	Covered
/ALSU_top/ALSU_DUT/SVA/red_XOR_A_property_cover	ALSU_SVA Verilog	SVA	ALSU_SVA.sv(123)	261	Covered
/ALSU_top/ALSU_DUT/SVA/red_XOR_B_property_cover	ALSU_SVA Verilog	SVA	ALSU_SVA.sv(126)	115	Covered
/ALSU_top/ALSU_DUT/SVA/red_XOR_A_B_property_cover	ALSU_SVA Verilog	SVA	ALSU_SVA.sv(129)	671	Covered
/ALSU_top/ALSU_DUT/SVA/Add1_cover	ALSU_SVA Verilog	SVA	ALSU_SVA.sv(132)	245	Covered
/ALSU_top/ALSU_DUT/SVA/Mult_cover	ALSU_SVA Verilog	SVA	ALSU_SVA.sv(135)	252	Covered
/ALSU_top/ALSU_DUT/SVA/shift_left_cover	ALSU_SVA Verilog	SVA	ALSU_SVA.sv(138)	112	Covered
/ALSU_top/ALSU_DUT/SVA/shift_right_cover	ALSU_SVA Verilog	SVA	ALSU_SVA.sv(141)	142	Covered
/ALSU_top/ALSU_DUT/SVA/rotate_left_cover	ALSU_SVA Verilog	SVA	ALSU_SVA.sv(144)	117	Covered
/ALSU_top/ALSU_DUT/SVA/rotate_right_cover	ALSU_SVA Verilog	SVA	ALSU_SVA.sv(147)	131	Covered

Code coverage report text file:

Shift Register:

Branch coverage:

```
Branch Coverage:
Enabled Coverage           Bins    Hits    Misses  Coverage
-----      -----   -----   -----
Branches                  5       5       0     100.00%

=====Branch Details=====

Branch Coverage for instance /ALSU_top/SHIFT_REG_DUT

Line      Item          Count    Source
---      ---
File shift_reg.sv
-----IF Branch-----
11                      9490    Count coming in to IF
11          1            4457    if (shift_regif.mode) // rotate
17          1            2299    if (shift_regif.direction) // left
19          1            2734    else // Right
Branch totals: 3 hits of 3 branches = 100.00%
-----IF Branch-----
12                      4457    Count coming in to IF
12          1            2220    if (shift_regif.direction) // left
14          1            2237    else// Right
Branch totals: 2 hits of 2 branches = 100.00%
```

Condition coverage:

```
Statement Coverage:
Enabled Coverage           Bins    Hits    Misses  Coverage
-----      -----   -----   -----
Statements                 5       5       0     100.00%

=====Statement Details=====

Statement Coverage for instance /ALSU_top/SHIFT_REG_DUT --
Line      Item          Count    Source
---      ---
File shift_reg.sv
8                      module shift_reg (shift_reg_if.SHIFT_REG_DUT_MP shift_regif);
9
10         1            1   always @(*) begin
11             if (shift_regif.mode) // rotate
12                 if (shift_regif.direction) // left
13                     shift_regif.dataout <= {shift_regif.datain[4:0], shift_regif.datain[5]};
14             else// Right
15                 shift_regif.dataout <= {shift_regif.datain[0], shift_regif.datain[5:1]};
16             else // shift
17                 if (shift_regif.direction) // left
18                     shift_regif.dataout <= {shift_regif.datain[4:0], shift_regif.serial_in};
19             else // Right
20                 shift_regif.dataout <= {shift_regif.serial_in, shift_regif.datain[5:1]};
```

Statement coverage:

```
Statement Coverage:
  Enabled Coverage      Bins    Hits    Misses   Coverage
  -----      -----    ----    -----   -----
  Statements          14       14        0     100%
=====
=====Statement Details=====
Statement Coverage for instance /shift_reg_coverage_pkg --
Line      Item           Count   Source
----      ----           ----
File shift_reg_coverage_pkg.sv
1          package shift_reg_coverage_pkg;
2          import uvm_pkg::*;
3          import shared_pkg::*;
4          import shift_reg_sequence_item_pkg::*;
5          include "uvm_macros.svh"
6          class shift_reg_coverage extends uvm_component;
7              `uvm_component_utils(shift_reg_coverage)
7          1
7          2
7          3
8          uvm_analysis_export #(shift_reg_sequence_item) cov_export;
9          uvm_tlm_analysis_fifo #(shift_reg_sequence_item) cov_fifo;
10         shigt_reg_sequence_item seq_item_cov;
11
12         // Covergroups
13         covergroup cg;
14             data_in_cp: coverpoint seq_item_cov.datain;
15                 direction_cp: coverpoint seq_item_cov.direction;
16                 mode_cp: coverpoint seq_item_cov.mode;
17                 serial_in_cp: coverpoint seq_item_cov.serial_in;
18         endgroup : cg
19
20         function new(string name = "shift_reg_scoreboard", uvm_component parent = null);
21             super.new(name,parent);
22             cg=new();
23         endfunction
24
25         function void build_phase(uvm_phase phase);
26             super.build_phase(phase);
27             cov_export =new("cov_export",this);
28             cov_fifo =new("cov_fifo",this);
29         endfunction : build_phase
30
31         function void connect_phase(uvm_phase phase);
32             super.connect_phase(phase);
33             cov_export.connect(cov_fifo.analysis_export);
34         endfunction : connect_phase
35
36         task run_phase(uvm_phase phase);
37             super.run_phase(phase);
38             forever begin
39                 cov_fifo.get(seq_item_cov);
40                 cg.sample();
40012
40011
```

Toggle coverage:

```
Toggle Coverage:
  Enabled Coverage      Bins    Hits    Misses   Coverage
  -----      -----    ----    -----   -----
  Toggles          30       30        0     100.00%
=====
=====Toggle Details=====
Toggle Coverage for instance /ALSU_top/shift_regif --
Node      1H->0L      0L->1H           "Coverage"
-----      -----      -----
datain[5:0]      1       1           100.00
dataout[5:0]
  direction      1       1           100.00
    ENUM type    Value   Count
      RIGHT       1       100.00
      LEFT        1       100.00
    mode         ENUM type Value   Count
      SHIFT       1       100.00
      ROTATE      1       100.00
  serial_in      1       1           100.00
Total Node Count =      17
Toggled Node Count =     17
Untoggled Node Count =     0
Toggle Coverage = 100.00% (30 of 30 bins)
```

Functional coverage:

Report text file:

Covergroup Coverage:	1	na	na	100%
Covergroups				
Coverpoints/Crosses	4	na	na	na
Covergroup mins	70	70	0	100%

Covergroup	Metric	Goal	mins	Status

TYPE /shift_reg_coverage_pkg/shift_reg_coverage/cg	100%	100	-	Covered
covered/total bins:	40	70	-	-
missing/total bins:	0	70	-	-
% Hit:	100%	100	-	-
Coverpoint data_in_cg	100%	100	-	Uncovered
covered/total bins:	64	64	-	-
missing/total bins:	0	64	-	-
% Hit:	100%	100	-	-
bin auto[0]	6841	1	-	Covered
bin auto[1]	942	1	-	Covered
bin auto[2]	214	1	-	Covered
bin auto[3]	338	1	-	Covered
bin auto[4]	44	1	-	Covered
bin auto[5]	1	1	-	Covered
bin auto[6]	29	1	-	Covered
bin auto[7]	9	1	-	Covered
bin auto[8]	11	1	-	Covered
bin auto[9]	32	1	-	Covered
bin auto[10]	0	1	-	Covered
bin auto[11]	0	1	-	Covered
bin auto[12]	10	1	-	Covered
bin auto[13]	4	1	-	Covered
bin auto[14]	2	1	-	Covered
bin auto[15]	8	1	-	Covered
bin auto[16]	23	1	-	Covered
bin auto[17]	16	1	-	Covered
bin auto[18]	3	1	-	Covered
bin auto[19]	1	1	-	Covered
bin auto[20]	8	1	-	Covered
bin auto[21]	5	1	-	Covered
bin auto[22]	2	1	-	Covered
bin auto[23]	1	1	-	Covered
bin auto[24]	8	1	-	Covered
bin auto[25]	7	1	-	Covered
bin auto[26]	1	1	-	Covered
bin auto[27]	4	1	-	Covered
bin auto[28]	12	1	-	Covered
bin auto[29]	9	1	-	Covered
bin auto[30]	10	1	-	Covered
bin auto[31]	10	1	-	Covered
bin auto[32]	75	1	-	Covered
bin auto[33]	8	1	-	Covered
bin auto[34]	1	1	-	Covered
bin auto[35]	5	1	-	Covered
bin auto[36]	2	1	-	Covered
bin auto[37]	18	1	-	Covered
bin auto[38]	5	1	-	Covered
bin auto[39]	1	1	-	Covered
bin auto[40]	1	1	-	Covered
bin auto[41]	1	1	-	Covered
bin auto[42]	10	1	-	Covered
bin auto[43]	8	1	-	Covered
bin auto[44]	1	1	-	Covered
bin auto[45]	2	1	-	Covered
bin auto[46]	19	1	-	Covered
bin auto[47]	1	1	-	Covered
bin auto[48]	1	1	-	Covered
bin auto[49]	18	1	-	Covered
bin auto[50]	12	1	-	Covered
bin auto[51]	2	1	-	Covered
bin auto[52]	31	1	-	Covered
bin auto[53]	40	1	-	Covered
bin auto[54]	7	1	-	Covered
bin auto[55]	8	1	-	Covered
bin auto[56]	4	1	-	Covered
bin auto[57]	14	1	-	Covered
bin auto[58]	20	1	-	Covered
bin auto[59]	21	1	-	Covered
bin auto[60]	230	1	-	Covered
bin auto[61]	300	1	-	Covered
bin auto[62]	285	1	-	Covered
bin auto[63]	512	1	-	Covered
Coverpoint direction_cg	100.00%	100	-	Covered
covered/total bins:	2	2	-	-
missing/total bins:	0	2	-	-
% Hit:	100.00%	100	-	-
bin auto[0x100r]	5298	1	-	Covered
bin auto[1e7r]	4713	1	-	Covered
Coverpoint node_cg	100.00%	100	-	Covered
covered/total bins:	2	2	-	-
missing/total bins:	0	2	-	-
% Hit:	100.00%	100	-	-
bin auto[5Mrr]	5298	1	-	Covered
bin auto[4096r]	4713	1	-	Covered
Coverpoint serial_in_cg	100.00%	100	-	Covered
covered/total bins:	2	2	-	-
missing/total bins:	0	2	-	-
% Hit:	100.00%	100	-	-
bin auto[0]	5246	1	-	Covered
bin auto[1]	4755	1	-	Covered

Covergroup Coverage:				
Covergroup	1	na	na	100.00%
Coverpoints/Crosses	12	na	na	100.00%
Covergroup Bins	45	45	0	100.00%
Covergroup	Metric	Goal	Bins	Status
TYPE /ALSU_coverage_pkg/ALSU_coverage/cg	100.00%	100	-	Covered
covered/total bins:	45	45	-	
missing/total bins:	0	45	-	
% Hit:	100.00%	100	-	
Coverpoint A_cp	100.00%	100	-	Covered
covered/total bins:	3	3	-	
missing/total bins:	0	3	-	
% Hit:	100.00%	100	-	
Coverpoint A_cp_walking_ones	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Coverpoint B_cp	100.00%	100	-	Covered
covered/total bins:	3	3	-	
missing/total bins:	0	3	-	
% Hit:	100.00%	100	-	
Coverpoint B_cp_walking_ones	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Coverpoint ALU_cp	100.00%	100	-	Covered
covered/total bins:	7	7	-	
missing/total bins:	0	7	-	
% Hit:	100.00%	100	-	
Coverpoint opcode_cp	0.00%	100	-	ZERO
covered/total bins:	0	8	-	
missing/total bins:	0	8	-	
% Hit:	100.00%	100	-	
Coverpoint cin_cp	0.00%	100	-	ZERO
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Coverpoint serialin_cp	0.00%	100	-	ZERO
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Coverpoint direction_cp	0.00%	100	-	ZERO
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Coverpoint red_op_A_cp	0.00%	100	-	ZERO
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Coverpoint red_op_B_cp	0.00%	100	-	ZERO
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Cross #cross_0W	100.00%	100	-	Covered
covered/total bins:	1	1	-	
missing/total bins:	0	1	-	
% Hit:	100.00%	100	-	
Cross #cross_1W	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Cross #cross_2W	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Cross #cross_3W	100.00%	100	-	Covered
covered/total bins:	2	2	-	
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
Cross #cross_4W	100.00%	100	-	Covered
covered/total bins:	1	1	-	
missing/total bins:	0	1	-	
% Hit:	100.00%	100	-	
Cross #cross_5W	100.00%	100	-	Covered
covered/total bins:	1	1	-	
missing/total bins:	0	1	-	
% Hit:	100.00%	100	-	
Cross #cross_6W	100.00%	100	-	Covered
covered/total bins:	1	1	-	
missing/total bins:	0	1	-	
% Hit:	100.00%	100	-	
Covergroup instance \ALSU_coverage_pkg::ALSU_coverage:cg	100.00%	100	-	Covered
covered/total bins:	45	45	-	
missing/total bins:	0	45	-	
% Hit:	100.00%	100	-	
Coverpoint A_cp	100.00%	100	-	Covered
covered/total bins:	3	3	-	
missing/total bins:	0	3	-	
% Hit:	100.00%	100	-	
bin A_data_B	2834	1	-	Covered
bin A_data_max	1645	1	-	Covered
bin A_data_min	124	1	-	Covered
defn bin A_data_default	4618	-	-	Occurred
Coverpoint A_cp_walking_ones	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin A_data_walkingones[1]	432	1	-	Covered
bin A_data_walkingones[2]	449	1	-	Covered
Coverpoint B_cp	100.00%	100	-	Covered
covered/total bins:	3	3	-	
missing/total bins:	0	3	-	
% Hit:	100.00%	100	-	
bin B_data_B	2388	1	-	Covered
bin B_data_max	1770	1	-	Covered
bin B_data_min	1618	1	-	Covered
defn bin B_data_default	4131	-	-	Occurred
Coverpoint B_cp_walking_ones	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin B_data_walkingones[1]	192	1	-	Covered
bin B_data_walkingones[2]	199	1	-	Covered
Coverpoint All_cp	100.00%	100	-	Covered
covered/total bins:	7	7	-	
missing/total bins:	0	7	-	
% Hit:	100.00%	100	-	
illegal1_bin Bin_invalid	953	-	-	Occurred
bin Bins_shift[SHIFT]	1524	1	-	Covered
bin Bins_shift[ROTATE]	1496	1	-	Covered
bin Bins_arith[NULT]	1549	1	-	Covered
bin Bins_arith[NULT]	1433	1	-	Covered
bin Bins_bitwise[KOR]	1497	1	-	Covered
bin Bins_bitwise[KOR]	1569	1	-	Covered
bin Bins_bitwise[XOR]	1	1	-	Covered
Coverpoint opcode_cp [1]	100.00%	100	-	Covered
covered/total bins:	0	8	-	
missing/total bins:	0	8	-	
% Hit:	100.00%	100	-	
bin auto[OR]	1497	1	-	Covered
bin auto[XOR]	1569	1	-	Covered
bin auto[AND]	1449	1	-	Covered
bin auto[NOT]	1483	1	-	Covered
bin auto[SHIFT]	1524	1	-	Covered
bin auto[INVALID_1]	1495	1	-	Covered
bin auto[INVALID_6]	454	1	-	Covered
bin auto[INVALID_7]	499	1	-	Covered
Coverpoint cin_cp [1]	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[1]	5885	1	-	Covered
bin auto[2]	6045	1	-	Covered
Coverpoint serialin_cp [1]	100.00%	100	-	Covered
covered/total bins:	2	2	-	
missing/total bins:	0	2	-	
% Hit:	100.00%	100	-	
bin auto[0]	5982	1	-	Covered
bin auto[1]	5899	1	-	Covered

% Hit:			
bin auto[0]	5002	1	- Covered
bin auto[1]	5009	1	- Covered
Coverpoint red_op_A_cp [1]	100.00%	100	- Covered
covered/total bins:	2	2	-
missing/total bins:	0	2	-
% Hit:	100.00%	100	-
bin auto[0]	505	1	- Covered
bin auto[1]	5116	1	- Covered
Coverpoint red_op_B_cp [1]	100.00%	100	- Covered
covered/total bins:	2	2	-
missing/total bins:	0	2	-
% Hit:	100.00%	100	-
bin auto[0]	5772	1	- Covered
bin auto[1]	4239	1	- Covered
Cross #cross_0#	100.00%	100	-
covered/total bins:	1	1	-
missing/total bins:	0	1	-
% Hit:	100.00%	100	-
Auto, Default and User Defined Bins:			
bin ADD_MULT_EXTREMS	2211	1	- Covered
Cross #cross_1#	100.00%	100	- Covered
covered/total bins:	2	2	-
missing/total bins:	0	2	-
% Hit:	100.00%	100	-
Auto, Default and User Defined Bins:			
bin ADD_CINB	795	1	- Covered
bin ADD_CINL	753	1	- Covered
Cross #cross_2#	100.00%	100	- Covered
covered/total bins:	2	2	-
missing/total bins:	0	2	-
% Hit:	100.00%	100	-
Auto, Default and User Defined Bins:			
bin SHIFT_SERIALINB	885	1	- Covered
bin SHIFT_SERIALIN1	719	1	- Covered
Cross #cross_3#	100.00%	100	- Covered
covered/total bins:	2	2	-
missing/total bins:	0	2	-
% Hit:	100.00%	100	-
Auto, Default and User Defined Bins:			
bin SHIFT_ROTATE_DIRECTION0	1523	1	- Covered
bin SHIFT_ROTATE_DIRECTION1	1497	1	- Covered
Cross #cross_4#	100.00%	100	- Covered
covered/total bins:	1	1	-
missing/total bins:	0	1	-
% Hit:	100.00%	100	-
Auto, Default and User Defined Bins:			
bin OR_XOR_RED0	376	1	- Covered
Cross #cross_5#	100.00%	100	- Covered
covered/total bins:	1	1	-
missing/total bins:	0	1	-
% Hit:	100.00%	100	-
Auto, Default and User Defined Bins:			
bin OR_XOR_RED0	158	1	- Covered
Cross #cross_6#	100.00%	100	- Covered
covered/total bins:	1	1	-
missing/total bins:	0	1	-
% Hit:	100.00%	100	-
Auto, Default and User Defined Bins:			
bin INVALID_REDUCTION	5313	1	- Covered

Practicing UVM Factory:

Sequence item code snippets:

```
1 package ALSU_sequence_item_pkg;
2 import uvm_pkg::*;
3 import ALSU_shared_pkg::*;
4 `include "uvm_macros.svh"
5 class ALSU_sequence_item extends uvm_sequence_item;
6 `uvm_object_utils(ALSU_sequence_item)
7
8     function new(string name = "ALSU_sequence_item");
9         super.new(name);
10    endfunction
11
12    // Signals
13    rand bit rst, cin, red_op_A, red_op_B, bypass_A, bypass_B, direction, serial_in;
14    rand opcode_e opcode;
15    rand bit signed [2:0] A, B;
16    rand logic [15:0] leds;
17    rand logic signed [5:0] out;
18    logic [15:0] leds_ref;
19    logic signed [5:0] out_ref;
20    rand opcode_e opcode_array[5:0];
21    bit [2:0] EXTREMS [2:0] = '{MAXNEG,ZERO,MAXPOS};
22    bit [2:0] INTERNALS [] = {3'b101, 3'b110, 3'b111, 3'b000, 3'b011} ;//!=EXTREMS
23    bit [2:0] WALKING_ONES [2:0] = {3'b001,3'b010,3'b100};
24    bit [2:0] SLEEPING_ONES [] = {3'b000,3'b011,3'b101,3'b110,3'b111};//!= WALKING_ONES
25
26    // Constraint blocks
27    constraint rst_constraint {
28        rst dist {0:/95,1:/5};//Reset to be asserted with a low probability , 95% off & 5% on
29    }
30    constraint opcode_e_constraint {
31        opcode dist {[OR:ROTATE]:/0,[INVALID_6:INVALID_7]:/10};//invalid cases should occur less frequent(10%) than the valid cases(90%)
32    }
33    constraint A_B_constraints {
34        if (opcode == ADD || opcode == MULT )
35        { //A & B take the values (MAXPOS, ZERO and MAXNEG) more often than the other values
36            A dist { EXTREMS:/75 ,INTERNAL:/25};
37            B dist { EXTREMS:/75 ,INTERNAL:/25};
38        }
39        else if ((opcode == OR || opcode == XOR))
40        {
41            if (red_op_A)//(red_op_A_package==1)
42                //A most of the time to have one bit high in its 3 bits while constraining the B to be low
43                A dist { WALKING_ONES:/80 ,SLEEPING_ONES:/20 };
44                B == 0;
45            }
46            else if(red_op_B && !red_op_A )//(red_op_B_package==1 && red_op_A_package==0)
47                //B most of the time to have one bit high in its 3 bits while constraining the A to be low
48                B dist { WALKING_ONES:/80 ,SLEEPING_ONES:/20 };
49                A == 0;
50        }
51    }
52    else {
53        //Do not constrain the inputs A or B when the operation is shift or rotate
54        A inside {[MAXNEG:MAXPOS]};
55        B inside {[MAXNEG:MAXPOS]};
56    }
57
58    constraint bypass_constraint {
59        //bypass_A and bypass_B should be disabled most of the time
60        bypass_A dist {0:/90,1:/10};//90% off & 10% on
61        bypass_B dist {0:/90,1:/10};//90% off & 10% on
62    }
63    constraint unique_OPCODES {
64        foreach (opcode_array[i]) {
65            // Ensure elements that are not manually overridden are unique
66            opcode_array[i] inside {[OR:ROTATE]};
67            foreach (opcode_array[j]) {
68                if (i != j) // include overridden elements
69                    opcode_array[i] != opcode_array[j];
70            }
71        }
72    }
73
74
75    // Convert to string functions
76    function string convertToString();
77        string str;
78        `uvm_info("ALSU", "rst = #0b" + $sformatf("%0d",rst) + ", cin = #0b" + $sformatf("%0d",cin) + ", red_op_A = #0b" + $sformatf("%0d",red_op_A) + ", red_op_B = #0b" + $sformatf("%0d",red_op_B), bypass_A = #0b" + $sformatf("%0d",bypass_A) + ", bypass_B = #0b" + $sformatf("%0d",bypass_B) + ", direction = #0b" + $sformatf("%0d",direction) + ", serial_in = #0b" + $sformatf("%0d",serial_in) + ", opcode = %s, A = #0d" + $sformatf("%0d",A) + ", B = #0d" + $sformatf("%0d",B), leds = #0x00h, out = #0d", 2);
79        super.convertToString();
80        str = $sformatf("%s",str);
81        return str;
82    endfunction : convertToString
83
84    function string convert2String_stimulus();
85        return $sformatf(
86            "rst = #0b" + $sformatf("%0d",rst) + ", cin = #0b" + $sformatf("%0d",cin) + ", red_op_A = #0b" + $sformatf("%0d",red_op_A) + ", red_op_B = #0b" + $sformatf("%0d",red_op_B), bypass_A = #0b" + $sformatf("%0d",bypass_A) + ", bypass_B = #0b" + $sformatf("%0d",bypass_B) + ", direction = #0b" + $sformatf("%0d",direction) + ", serial_in = #0b" + $sformatf("%0d",serial_in) + ", opcode.name()", A, B, leds, out);
87    endfunction : convert2String_stimulus
88
89    endclass : ALSU_sequence_item
90
91    class ALSU_sequence_item_valid_invalid extends ALSU_sequence_item;
92        `uvm_object_utils(ALSU_sequence_item_valid_invalid)
93
94        function new(string name = "ALSU_sequence_item_valid_invalid");
95            super.new(name);
96        endfunction
97
98        constraint opcode_e_constraint {
99            opcode dist {[OR:ROTATE]}; // Valid cases only
100        }
101    endclass : ALSU_sequence_item_valid_invalid
102
103 endpackage : ALSU_sequence_item_pkg
```

Test code snippets:


```
1 package ALSU_test_pkg;
2   `include "uvm_macros.svh"
3   import uvm_pkg::*;
4   import ALSU_env_pkg::*;
5   import package_shift_reg_env_pkg::*;
6   import ALSU_config_obj_pkg::*;
7   import shift_reg_config_pkg::*;
8   import ALSU_agent_pkg::*;
9   import ALSU_main_sequence_pkg::*;
10  import ALSU_reset_sequence_pkg::*;
11  import ALSU_valid_sequence_pkg::*;
12  import shift_reg_main_sequence_pkg::*;
13  import shift_reg_agent_pkg::*;
14  import ALSU_sequence_item_pkg::*; // Correct package import
15
16 class ALSU_test extends uvm_test ;
17   `uvm_component_utils(ALSU_test)
18
19   ALSU_config_obj ALSU_config_obj_test;
20   shift_reg_config shift_reg_cfg;
21   ALSU_env env;
22   shift_reg_env env2;
23   virtual ALSU_interface ALSU_test_vif;
24   ALSU_reset_sequence reset_seq;
25   ALSU_main_sequence main_seq;
26   ALSU_valid_sequence valid_seq;
27
28   function new(string name ="ALSU_test", uvm_component parent = null);
29     super.new(name,parent);
30   endfunction : new
31
32   function void build_phase(uvm_phase phase);
33     super.build_phase(phase);
34     env = ALSU_env::type_id::create("env",this);
35     env2 = shift_reg_env::type_id::create("env2",this);
36     ALSU_config_obj_test = ALSU_config_obj::type_id::create("ALSU_config_obj_test");
37     shift_reg_cfg = shift_reg_config::type_id::create("shift_reg_cfg");
38     reset_seq = ALSU_reset_sequence::type_id::create("reset_seq");
39     main_seq = ALSU_main_sequence::type_id::create("main_seq");
40     valid_seq = ALSU_valid_sequence::type_id::create("valid_seq");
41
42     if (!uvm_config_db#(virtual ALSU_interface)::get(this, "", "ALSU_IF", ALSU_config_obj_test.ALSU_config_vif)) begin
43       `uvm_fatal("build_phase","Test - unable to get the virtual interface");
44     end
45
46     if (!uvm_config_db#(virtual shift_reg_if)::get(this,"","shift_reg_Vif",shift_reg_cfg.shift_reg_Vif)) begin
47       `uvm_fatal("build_phase","Test - unable to get the virtual interface");
48     end
49
50     ALSU_config_obj_test.is_active=UVM_ACTIVE;
51     shift_reg_cfg.is_active=UVM_PASSIVE;
52
53     uvm_config_db #(shift_reg_config)::set(this,"*","CFG",shift_reg_cfg);
54     uvm_config_db#(ALSU_config_obj)::set(this, "*", "CFG", ALSU_config_obj_test);
55
56   set_type_override_by_type(ALSU_sequence_item::get_type(), ALSU_sequence_item_valid_invalid::get_type());
57
58 endfunction : build_phase
59
60 task run_phase(uvm_phase phase);
61   super.run_phase(phase);
62   phase.raise_objection(this);
63
64   `uvm_info("run_phase","Reset asserted", UVM_LOW)
65   reset_seq.start(env.agt.sqr);
66
67   `uvm_info("run_phase","Stimulus generation started", UVM_LOW)
68   main_seq.start(env.agt.sqr);
69
70   `uvm_info("run_phase","Valid opcodes sequence started", UVM_LOW)
71   valid_seq.start(env.agt.sqr);
72
73   phase.drop_objection(this);
74 endtask
75
76 endclass : ALSU_test
77 endpackage : ALSU_test_pkg
```

Transcript snippet:

```
# UVM_INFO ALSU_scoreboard_pkg.sv(49) @ 20022: uvm_test_top.env.sv [report_phase] Total coorect counts is: 0d10011
# UVM_INFO ALSU_scoreboard_pkg.sv(50) @ 20022: uvm_test_top.env.sv [report_phase] Total error counts is: 0d0
# UVM_INFO shift_reg_scoreboard_pkg.sv(70) @ 20022: uvm_test_top.env2.sv [report_phase] Total coorect counts is: 0d10011
# UVM_INFO shift_reg_scoreboard_pkg.sv(71) @ 20022: uvm_test_top.env2.sv [report_phase] Total error counts is: 0d0
#
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM_INFO : 11
# UVM_WARNING : 0
# UVM_ERROR : 0
# UVM_FATAL : 0
# ** Report counts by id
# [Questa UVM] 2
# [RNIST] 1
# [TEST_DONE] 1
# [report_phase] 4
# [run phase] 3
# ** Note: $finish : E:/DIGITAL/Programs/QuestaSim/win64/..verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
# Time: 20022 ns Iteration: 61 Instance: /ALSU_top
```

Waveform snippets:

Before (Valid & Invalid cases):



After (Valid cases only):

