

SV Project By: Khaled Ahmed Hamed

Under supervision of Eng. Kareem Waseem



For more details please visit: Github repo

Design has 4 bugs:

- Reset signals overflow, wr_ack and underflow (data_out not to be included)
- 2. Unhandled 2 cases:
 - If a read and write enables were high and the FIFO was empty, only writing will take place.
 - If a read and write enables were high and the FIFO was full, only reading will take place.
- 3. underflow is sequential not combinational
- 4. almostfull flag: FIFO_DEPTH-2 corrected to FIFO_DEPTH-1

Verification plan:

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
LABEL1	When the rst_n is asserted, All flags & internal signals should equal 0	Randomized less often 95 off & 5% on during the simulation		Immediate assertion to check async rst_n functionality as it is async
LABEL2	When rst_n is deactivated & the FIFO is full of elements (conut=depth), The full flag should be high	Randomized, Write enable to be high with distribution of the value WR_EN_ON_DIST and to be low with 100-WR_EN_ON_DISTduring the simulation		Immediate assertion to check full flag functionality as it is combinational
LABEL3	When rst_n is deactivated & the FIFO has one element left(conut=depth-1), The almostfull flag should be high	Randomized, Write enable to be high with	Cross coverage: WRITE_READ_ALMOST_FULL_CROSS, covers write & read enables and almostfull flag	Immediate assertion to check almostfull flag functionality as it is combinational
LABEL4	When rst_n is deactivated & the FIFO has no element inside (conut=0), The empty flag should be high	Randomized, Read enable to be high with distribution of the value RD_EN_ON_DIST and to be low with 100-RD_EN_ON_DIST during the simulation	Cross coverage: WRITE_READ_EMPTY_CROSS, covers write & read enables and empty flag	Immediate assertion to check empty flag functionality as it is combinational
LABEL5	When rst_n is deactivated & the FIFO has only one element inside (conut=1), The empty flag should be high	Randomized, Read enable to be high with distribution of the value RD_EN_ON_DIST and to be low with 100-RD_EN_ON_DIST during the simulation	Cross coverage: WRITE_READ_ALMSOT_EMPTY_CROSS, covers write & read enables and almostempty flag	Immediate assertion to check almostempty flag functionality as it is combinational
LABEL6	read & the FIFO is not full, The wr_ack	Randomized, Write enable to be high with distribution of the value WR_EN_ON_DIST and to be low with 100-WR_EN_ON_DISTduring the simulation	Cross coverage: WRITE_READ_WR_ACK_CROSS, covers write & read enables and wr_ack flag	Concurrent assertion to check wr_ptr & wr_ack flag functionality as they are sequential
LABEL7		Randomized, Write enable to be high with distribution of the value WR_EN_ON_DIST and to be low with 100-WR_EN_ON_DISTduring the simulation		Concurrent assertion to check overflow flag functionality as it is sequential
LABEL8	read & the FIFO is not empty rd_ptr should increment and data_out should equal mem[rd_ptr]	Randomized, Read enable to be high with distribution of the value RD_EN_ON_DIST and to be low with 100-RD_EN_ON_DIST during the simulation		Concurrent assertion to check rd_ptr functionality as it is sequential, data_out checked against refernce model to check functionality
LABEL9		Randomized, Read enable to be high with distribution of the value RD_EN_ON_DIST and to be low with 100-RD_EN_ON_DIST during the	Cross coverage: WRITE_READ_UNDERFLOW_CROSS, covers write & read enables and overflow flag	Concurrent assertion to check underflow flag functionality as it is sequential

RTL code snippets with assertions:

```
always @(posedge FIFO_IF.clk or negedge FIFO_IF.rst_n) begin

if (|FIFO_IF.rst_n) begin

count <= 0;

end

else begin

if ((|FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'b10) && !FIFO_IF.full)

count <= count <= 1;

else if ((|FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'b10) && !FIFO_IF.empty)

count <= count <= 1;

// Bug detected: Unhandled case, If a read and write enables were high and the FIFO was FIFO_IF.empty, only writing will take place.

else if ((|FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'b11) && FIFO_IF.empty)

count <= count + 1;

// Bug detected: Unhandled case, If a read and write enables were high and the FIFO was FIFO_IF.full, only reading will take place.

else if ((|FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'b11) && FIFO_IF.full)

count <= count <= 1;

// Bug detected: Unhandled case, If a read and write enables were high and the FIFO was FIFO_IF.full, only reading will take place.

else if ((|FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'b11) && FIFO_IF.full)

count <= count <= 1;

end

end

figure fifo_IF.full = (count == FIFO_IF.FIFO_DEPTH)? 1 : 0;

assign FIFO_IF.empty = (count == 0)? 1 : 0;

assign FIFO_IF.almostfull = (count == FIFO_IF.FIFO_DEPTH-1)? 1 : 0; // Bug detected: FIFO_IF.FIFO_DEPTH-2 --> FIFO_IF.FIFO_DEPTH-1

assign FIFO_IF.almostfull = (count == 0)? 1 : 0;
```

```
// Suproded assertions & Covers
1/f Output Cast State
// Properties, Assertions & Covers
always.comb begin
if ([IFO_IF.rst_n)
ff([IFO_IF.rst_n)
ff([IFO
```

```
property P5;
(fig. 1f. empty & FIFO_IF.clk) disable iff(|FIFO_IF.rst_n)
(fig. 1f. empty & FIFO_IF.rd_en) |=> (FIFO_IF.nd_erin);
endproperty

property P6;
(fig. 1f. empty & FIFO_IF.rd_en) |=> (bit ) & FIFO_IF.full) |=> ((count==$past(count):1));
endproperty

(fig. 1f. em_en, FIFO_IF.rd_en) == 2 bit) & FIFO_IF.full) |=> ((count==$past(count):1));
endproperty

(fig. 1f. em_en, FIFO_IF.rd_en) == 2 bit) & FIFO_IF.empty) |=> ((count==$past(count):1));
endproperty

(fig. 1f. em_en, FIFO_IF.rd_en) == 2 bit) & FIFO_IF.empty) |=> ((count==$past(count):1));
endproperty

(fig. 1f. em_en, FIFO_IF.rd_en) == 2 bit) & FIFO_IF.empty) |=> ((count==$past(count):1));
endproperty

(fig. 1f. em_en, FIFO_IF.rd_en) == 2 bit) & FIFO_IF.full) |=> ((count==$past(count):1));
endproperty

property P6;
(fig. 1f. em_en, FIFO_IF.rd_en) == 2 bit) & FIFO_IF.full) |=> ((count==$past(count):1));
endproperty

property P7;
(fig. 1f. em_en, FIFO_IF.rd_en) == 2 bit) & FIFO_IF.full) |=> ((count==$past(count):1));
endproperty

property P8;

fig. endproperty

property P9;
(fig. empty P6;
fig. endproperty

property P9;
(fig. empty P6;
fig. endproperty

property P9;
(fig. empty P6;
fig. empty P6;
fig.
```

Interface code snippet:

```
interface FIFO_interface (input bit clk);

// Parameters
parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;
localparam max_fifo_addr = $clog2(FIFO_DEPTH);

// Signals
logic [FIFO_WIDTH-1:0] data_in;
logic rst_n, wr_en, rd_en;
logic wr_ack, overflow, underflow;
logic full, empty, almostfull, almostempty;

// Modports
modport DUT (input clk, data_in, rst_n, wr_en, rd_en, output data_out, wr_ack, overflow, underflow, full, empty, almostfull, almostempty);

modport TEST (output data_in, rst_n, wr_en, rd_en, input clk, data_out, wr_ack, overflow, underflow, full, empty, almostfull, almostempty);

modport MONITOR (input clk, data_in, rst_n, wr_en, rd_en, data_out, wr_ack, overflow, underflow, full, empty, almostfull, almostempty);

endinterface : FIFO_interface
```

Monitor code snippet:

```
import shored page:*;
import FIFO_converage_page:*;
import FIFO_converage_page:*;
import FIFO_converage_page:*;
import FIFO_converage_page:*;
import FIFO_converage_page:*;

fifO_converage_comport:*;
import FIFO_converage_page:*;

FIFO_converage_comport:*;
import FIFO_converage_comport:*;

fifO_converage_comport.*;
import FIFO_converage_comport:
import fifO_converage_comport.
import fifO_converag
```

Testbench code snippet:

```
import shared_pkg::*;
import FIFO transaction pkg::*;
import FIFO_coverage_pkg::*;
import FIFO_scoreboard::*;
module FIFO_tb (FIFO_interface.TEST FIFO_IF);
    FIFO_transaction trans_obj_tb = new();
         // Initialize signals
         FIFO IF.rst n=0; FIFO IF.rd en=0; FIFO IF.wr en=0; FIFO IF.data in=0;
         @(negedge FIFO_IF.clk);
         FIF0_IF.rst_n=1;
         @(negedge FIF0_IF.clk);
         // Testing
         repeat(10_000) begin
            assert(trans_obj_tb.randomize());
            FIFO_IF.rst_n=trans_obj_tb.rst_n;
           FIFO IF.rd en=trans obj tb.rd en;
            FIF0_IF.wr_en=trans_obj_tb.wr_en;
            FIFO_IF.data_in=trans_obj_tb.data_in;
            @(negedge FIFO_IF.clk);
          test_finished =1;// Raise flag to stop testing
endmodule : FIFO_tb
```

Top module code snippet:

```
module FIFO_top ();

bit clk;

// Clock generation
initial begin
clk=0;
forever

#1 clk = ~clk;// Clock period = 2ns
end

// Instantiations
FIFO_interface FIFO_IF (clk);

FIFO_top FIFO_DUT (FIFO_IF);

FIFO_top FIFO_TB (FIFO_IF);

FIFO_monitor FIFO_MON (FIFO_IF);

endmodule

endmodule
```

Transaction package code snippet:

```
package FIFO_transaction pkg;

class FIFO_transaction;

// Parameter FIFO_MDIDH = 16;

parameter FIFO_DEPTH = 8;

localparam max_fifo_addr = $clog2(FIFO_DEPTH);

// Signals

nand Logic [FIFO_NIDTH-1:0] data_in;

pand Logic [FIFO_NIDTH-1:0] data_in;

pand Logic [FIFO_NIDTH-1:0] data_in;

pand Logic rst_n, wr.en, rd en;

Logic friFO_WDIDH-1:0] data_out;

Logic friFO_WDIDH-1:0] data_out;

Logic friFO_WDIDH-1:0] data_out;

// Logic wm_ack, overflow, underflow;

// Logic full, empty, almostfull, almostempty;

// integer RD_EN_ON_DIST, MR_EN_ON_DIST;

// Constructor, let the default of RD_EN_ON_DIST be 30 and WR_EN_ON_DIST be 70

function new(integer RD_EN_ON_DIST = 30, integer WR_EN_ON_DIST = 70);

// Constructor, let the default of RD_EN_ON_DIST be 30 and WR_EN_ON_DIST be 70

function new(integer RD_EN_ON_DIST = 30, integer WR_EN_ON_DIST = 70);

this.RD_EN_ON_DIST=RD_EN_ON_DIST;

this.RD_EN_ON_DIST=RD_EN_ON_DIST;

endfunction : new

// Constraints

constraint rst_constraint {
    rst_n dist {0:/5, 1:/95};//Assert reset less often
    }

// Constraint write constraint {
    re_en dist {1:/RD_EN_ON_DIST, 0:/(100-NR_EN_ON_DIST));
    rendist {1:/RD_EN_ON_DIST, 0:/(100-NR_EN_ON_DIST));
    rendist {1:/RD_EN_ON_DIST, 0:/(100-RD_EN_ON_DIST));
    rendists {1:/RD_EN_ON_DIST, 0:/(100-RD_EN_ON_DIST));
    rendiass : FIFO_transaction_pkg
```

Coverage package code snippet:

```
prochage IND. coverage_bkg;

import_Fife Transaction pkg::;

class FIRD_coverage;

fife Coverage pkg;

fif
```

Shared package code snippet:

```
package shared_pkg;

logic test_finished;

// Counters
integer error_counter=0;
integer correct_counter=0;

endpackage : shared_pkg
```

Scoreboard package code snippets:

```
practage FFO storebased;

amount showed page; ";

amou
```

DO File:


```
vlib work
vlog -f FIFO.list +cover -covercells +define+SIM
vsim -voptargs=+acc work.FIFO_top -cover -sv_seed random -l sim.FIFO_log
add wave
add wave -position insertpoint \
sim:/FIFO_top/FIFO_IF/almostempty \
sim:/FIFO_top/FIFO_IF/almostfull \
sim:/FIFO_top/FIFO_IF/clk \
sim:/FIFO_top/FIFO_IF/data_in \
sim:/FIFO_top/FIFO_IF/data_out \
sim:/FIFO_top/FIFO_IF/empty \
sim:/FIFO_top/FIFO_IF/FIFO_DEPTH \
sim:/FIFO_top/FIFO_IF/FIFO_WIDTH \
sim:/FIFO_top/FIFO_IF/full \
sim:/FIFO top/FIFO IF/max fifo addr \
sim:/FIFO_top/FIFO_IF/overflow \
sim:/FIFO_top/FIFO_IF/rd_en \
sim:/FIFO_top/FIFO_IF/rst_n \
sim:/FIFO_top/FIFO_IF/underflow \
sim:/FIFO_top/FIFO_IF/wr_ack \
sim:/FIFO top/FIFO IF/wr en
coverage save FIFO.ucdb -onexit
quit -sim
vcover report FIFO.ucdb -details -annotate -all -output coverage_FIFO_rpt.txt
```

Files list:

```
shared_pkg.sv
FIFO_transaction_pkg.sv
FIFO_coverage_pkg.sv
FIFO_scoreboard.sv
FIFO_top.sv
FIFO_interface.sv
FIFO.sv
FIFO_tb.sv
FIFO_tb.sv
```

Code coverage:

Toggle coverage:



Branch coverage:

```
Branch Coverage:
Enabled Coverage
                                                                   -----Branch Details-----
Branch Coverage for instance /FIFO top/FIFO DUT
                                                                                                                           21
                                                                                                             1536 Count coming in to IF
1709 if (FIFO_IF.full & FIFO_IF.wr_en)
2827 else
            28
28 1
  Branch totals: 2 hits of 2 branches = 100.00%
                                                                                                                            10455 Count coming in to IF
926 if (!FIFO_IF.rst_n) begin
2653 else if (FIFO_IF.rd_en && count != 0) begin
6876 else begin
 Branch totals: 3 hits of 3 branches = 100.00%
                                                                                                                              6876 Count coming in to IF
207 if (FIFO_IF.empty & FIFO_IF.rd_en)
6669 else
            47
47 1
  Branch totals: 2 hits of 2 branches = 100.00%
           55
55 1
                                                                                                                               9166 Count coming in to IF
921 if (!FIFO_IF.rst_n) begin
8245 else begin
  Branch totals: 2 hits of 2 branches = 100.00%
                                                                                                                               CRITION CONTROL OF CON
Branch totals: 5 hits of 5 branches = 100.00%
                                                                                                                              S318 Count coming in to IF

848 assign FIFO_IF.full = (count == FIFO_IF.FIFO_DEPTH)? 1 : 0;

4470 assign FIFO_IF.full = (count == FIFO_IF.FIFO_DEPTH)? 1 : 0;
  Branch totals: 2 hits of 2 branches = 100.00%
```

Statement coverage:

1 6331 always_comb begin

```
Bins Hits Misses Coverage
32 32 0 100.00%
               Statements
 -----Statement Details----
Statement Coverage for instance /FIFO_top/FIFO_DUT --
       Line Item
File FIFO.sv
7
                                                                                                                                                                                                                                                                        module FIFO (FIFO_interface.DUT FIFO_IF);
                                                                                                                                                                                                                                                                        reg [FIF0_IF.max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [FIF0_IF.max_fifo_addr:0] count;
                                                                                                                                                                                                                                                                      reg [FIFO_IF.FIFO_WIOTH-1:0] mem [FIFO_IF.FIFO_DEPTH-1:0];
                                                                                                                                                                                                              | 10454 | always @(posedge FIFO_IF.clk on negedge FIFO_IF.rst_m) begin if (IFIG_IF.rst_m) begin if (IFIG_IF.rst_m) begin mediate for the following for the following for the following for the following following for the following followi
                                                                                                                                                                                                                                                                                end
else if (FIPO_IF.wr_en && count < FIFO_IF.FIFO_DEPTH) begin
men[wm_ptr] <= FIFO_IF.data_in;
FIFO_IF.wr_acks_n
wr_ptr <= wr_ptr + 1;
end
                                                                                                                                                                                                                                                                              4562
                                                                                                                                                                                                                    1694
                                                                                                                                                                                                                                                                                                                         else FIFO_IF.overflow <= 0;
                                                                                                                                                                                                                2868
                                                                                                                                                                                                                                                                      always @(posedge FIFO_IF.clk or negedge FIFO_IF.rst_n) begin
if (IFIFO_IF.rst_n) begin
if (IFIFO_IF.rst_n) begin
for c 0;
    // Bug detected: Reset signals FIFO_IF.underflow
fIFO_IF.underflow c 0;
                                                                                                                                                                                                                10484
                                                                                                                                                                                                                            991
                                                                                                                                                                                                                    991
                                                                                                                                                                                                                                                                                    end
else if (FIFO_IF.rd_en && count != 0) begin
FIFO_IF.data_out <= mem[rd_ptr];
rd_ptr <= rd_ptr + 1;
                                                                                                                                                                                                                        2578
2578
                                                                                                                                                                                                                                                                                    end

"I Mandled FIFO_IF.underflow behaviour when turned from combinational to sequential size begin

if (FIFO_IF.empty & FIFO_IF.rd.en)

FIFO_IF.underflow <= 1;
                                                                                                                                                                                                                            208
                                                                                                                                                                                                                                                                                              else
FIFO_IF.underflow <= 0;
                                                                                                                                                                                                                        6707
                                                                                                                                                                                                                        9257
                                                                                                                                                                                                                                                                    always \theta(posedge\ FIFO_IF.clk\ or\ negedge\ FIFO_IF.rst_n)\ begin if (!FIFO_IF.rst_n)\ begin count <- <math>\theta;
                                                                                                                                                                                                                            982
                                                                                                                                                                                                                                                                                count ca B;

else begin

((FIFO_IF.um.en, FIFO_IF.rd.en) == 2*b18) && !FIFO_IF.full)

close if ((FIFO_IF.um.en, FIFO_IF.rd.en) == 2*b18) && !FIFO_IF.empty)

// Bug detected: Unbandled case, if a read and write enables were high and the FIFO was FIFO_IF.empty, only writing will take place.

else if ((FIFO_IF.um.en, FIFO_IF.rd.en) == 2*b11) && FIFO_IF.empty)

// Bug detected: Unbandled case, if a read and write enables were high and the FIFO was FIFO_IF.empty, only writing will take place.

else if ((FIFO_IF.um.en, FIFO_IF.rd.en) == 2*b11) && FIFO_IF.empty)

// Sug detected: Unbandled case, if a read and write enables were high and the FIFO was FIFO_IF.full, only reading will take place.

close if ((FIFO_IF.um.en, FIFO_IF.rd.en) == 2*b11) && FIFO_IF.full)
                                                                                                                                                                                                                      3486
                                                                                                                                                                                                                            766
                                                                                                                                                                                                                          143
                                                                                                                                                                                                                          510
                                                                                                                                                                                                                                                                        saign FRO_IF.dil = (court == FFO_IF.FFO_DEPTH) 1 : 0;

saign FRO_IF.enty = (court == 0) : 1 : 0;

saign FRO_IF.almostfull = (court == FRO_IF.FFO_DEPTH-1) 1 : 0; // Bug detected: FIFO_IF.FIFO_DEPTH-2 --> FIFO_IF.FIFO_DEPTH-1

saign FRO_IF.almosterpty = (court == 1) 1 : 0;
                                                                                                                                                                                                                                                                        // Guarded assertions
`ifdef SIM
                                                                                                                                                                                                                                                                                    fidef SIM
// Properties, Assertions & Covers
always.comb begin
id(!!FIO_IF.st_n)
ref(!FIO_IF.st_n)
reset_l_assertion: assert final ((!FIFO_IF.wr_acb)&&(!FIFO_IF.overflow)&&(!FIFO_IF.underflow)&&(!wr_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&&(!od_ptr)&
                                                                                                                                                                                                                                                                                                // Properties, Assertions & Covers
always_comb begin
                                                                                                                                                                                                                                                                                                               wsys_comb_begin
if(!FIFO_IF.rst_n)
reset_lassertion: assert final ((!FIFO_IF.wr_ack)&&(!FIFO_IF.overflow)&&(!FIFO_IF.underflow)&&(!mr_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)&&(!nd_ptr)
                                                                                                                                                                                                                                                                                              always_comb begin
if(FIFO_IF.rst_n)&&(count == FIFO_IF.FIFO_DEPTH))
full assertion: assert final (FIFO_IF.full);
full_cover: cover (FIFO_IF.full);
                                                                                                                                                                                                                                6331
                                                                                                                                                                                                                                                                                            always_comb begin
    if((FIFO_IF.rst_n)&&(count == 0))
    empty_assertion: assert final (FIFO_IF.empty);
    empty_cover: cover (FIFO_IF.empty);
and
                                                                                                                                                                                                                              6331
                                                                                                                                                                                                                                                                                            always_comb begin
if((FFO_IF.rst_n)&&(count == FIFO_IF.FIFO_DEPTH-1))
almostfull_assertion: assert final (FFFO_IF.almostfull);
almostfull_cover: cover (FIFO_IF.almostfull);
                                                                                                                                                                                                                                6331
```

Condition coverage:

```
Condition Coverage:
     Enabled Coverage
                                          Bins Covered Misses Coverage
                                          32 32 2 100%
     Conditions
Condition Coverage for instance /FIFO_top/FIFO_DUT --
Line 21 Item 1 (FIFO_IF.wr_en && (count < FIFO_IF.FIFO_DEPTH))

Condition totals: 2 of 2 input terms covered = 100.00%
                         Input Term Covered Reason for no coverage Hint
                     FIFO_IF.wr_en Y
  (count < FIFO_IF.FIFO_DEPTH)</pre>
                                          Non-masking condition(s)
      Rows:
                  Hits FEC Target
                1 FIFO_IF.wr_en_0 -
1 FIFO_IF.wr_en_1 (count < FIFO_
1 (count < FIFO_IF.FIFO_DEPTH)_0 FIFO_IF.wr_en
1 (count < FIFO_IF.FIFO_DEPTH)_1 FIFO_IF.wr_en
  Row 1:
Row 2:
Row 3:
                                                                     (count < FIFO IF.FIFO DEPTH)
  -----Focused Condition View----
Line 28 Item 1 (FIFO_IF.full & FIFO_IF.wr_en)
Condition totals: 1 of 2 input terms covered = 50.00%
     Input Term Covered Reason for no coverage Hint
    FIFO IF.full
  FIFO_IF.wr_en
      Rows:
                 Hits FEC Target
                                                         Non-masking condition(s)

      Row 1:
      1 FIFO_IF.full_0 FIFO_IF.wr_en

      Row 2:
      1 FIFO_IF.full_1 FIFO_IF.wr_en

      Row 3:
      1 FIFO_IF.wr_en_0 FIFO_IF.full

      Row 4:
      1 FIFO_IF.wr_en_1 FIFO_IF.full

  -----Focused Condition View-----
Line 41 Item 1 (FIFO_IF.rd_en && (count != 0))
Condition totals: 2 of 2 input terms covered = 100.00%
      Input Term Covered Reason for no coverage Hint
               ----
 FIFO_IF.rd_en
  Non-masking condition(s)
-----Focused Condition View-----
Line 47 Item 1 (FIFO_IF.empty & FIFO_IF.rd_en)
Condition totals: 1 of 2 input terms covered = 50.00%
     Input Term Covered Reason for no coverage Hint
       -----
  FIFO_IF.empty
  FIFO_IF.rd_en
      Rows:
                    Hits FEC Target
                                                         Non-masking condition(s)

        Row
        1:
        1 FIFO_IF.empty_0
        FIFO_IF.rd_en

        Row
        2:
        1 FIFO_IF.empty_1
        FIFO_IF.rd_en

        Row
        3:
        1 FIFO_IF.rd_en_0
        FIFO_IF.empty

        Row
        4:
        1 FIFO_IF.rd_en_1
        FIFO_IF.empty
```

```
Input Term Covered Reason for no coverage Hint
  FIFO_IF.rd_en
  FIFO_IF.wr_en
FIFO_IF.full
     Rows:
             Hits FEC Target
                                            Non-masking condition(s)
             1 FIFO_IF.rd_en_0
  Row 1:
                                            (~FIFO_IF.full && FIFO_IF.wr_en)
  Row
                   1 FIFO_IF.rd_en_1
  Row
        3:
                   1 FIFO_IF.wr_en_0
                                            ~FIFO IF.rd en
                                            (~FIFO_IF.full && ~FIFO_IF.rd_en)
(~FIFO_IF.rd_en && FIFO_IF.wr_en)
                  1 FIFO_IF.wr_en_1
1 FIFO_IF.full_0
1 FIFO_IF.full_1
  Row
        4:
                                       (~FIFO_IF.rd_en && FIFO_IF.Wr_en)
  Row
  Row 6:
  ------Focused Condition View------
Line 61 Item 1 ((FIFO_IF.rd_en && ~FIFO_IF.wr_en) && ~FIFO_IF.empty)
Condition totals: 3 of 3 input terms covered = 100.00%
    Input Term Covered Reason for no coverage Hint
  FIFO_IF.rd_en
  FIFO_IF.wr_en
  FIFO_IF.empty
              Hits FEC Target
     ROWS:
                                           Non-masking condition(s)
                  -----
             1 FIFO_IF.rd_en_0
                                            (~FIFO_IF.empty && ~FIFO_IF.wr_en) (~FIFO_IF.empty && FIFO_IF.rd_en)
  Row
       2:
  Row 3:
  Row
        4:
  Row
  Row 6:
  ------Focused Condition View-----
Line 64 Item 1 ((FIFO_IF.rd_en && FIFO_IF.wr_en) && FIFO_IF.empty)
Condition totals: 3 of 3 input terms covered = 100.00%
    Input Term Covered Reason for no coverage Hint
  FIFO_IF.rd_en
  FIFO IF.wr en
  FIFO_IF.empty
             Hits FEC Target
                                           Non-masking condition(s)
     Rows:
            1 FIFO_IF.rd_en_0
                                       (FIFO_IF.empty && FIFO_IF.wr_en)
FIFO_IF.rd_en
(FIFO_IF.empty && FIFO_IF.rd_en)
(FIFO_IF.rd_en && FIFO_IF.wr_en)
(FIFO_IF.rd_en && FIFO_IF.wr_en)
  ROW
        2:
                   1 FIFO_IF.rd_en_1
                  1 FIFO_IF.wr_en_0
1 FIFO_IF.wr_en_1
  Row
       3:
                 1 FIFO_IF.empty_0
1 FIFO_IF.empty_1
  Row 5:
  Row 6:
Input Term Covered Reason for no coverage Hint
  FIFO IF.rd en
   FIFO_IF.full
               Hits FEC Target
                                           Non-masking condition(s)
    Rows:
             1 FIFO_IF.rd_en_0
  Row 1:
                  1 FIFO_IF.rd_en_1
1 FIFO_IF.wr_en_0
                                            (FIFO_IF.full && FIFO_IF.wr_en)
  Row
       2:
                                        FIFO_IF.rd_en
  Row
  Row
       4:
5:
            1 FIFO_IF.wr_en_1 (FIFO_IF.full && FIFO_IF.rd_en)
1 FIFO_TF.full 0 (FIFO_TF.rd_en && FIFO_TF.wr_en)
```

```
Row 6: 1 FIFO_IF.full_1 (FIFO_IF.rd_en && FIFO_IF.wr_en)
              ne 72 Item 1 (count == FIFO_IF.FIFO_DEPTH)
Indition totals: 1 of 1 input term covered = 100.00%
            Input Term Covered Reason for no coverage Hint

(count == FIFO_IF.FIFO_DEPTH) Y

        Rows:
        Hits
        FEC Target
        Non-masking condition

        Row 1:
        1 (count == FIFO_IF.FIFO_DEPTH) 0 -

        Row 2:
        1 (count == FIFO_IF.FIFO_DEPTH)_1 -

                                                                                                                                                                     Non-masking condition(s)
        Input Term Covered Reason for no coverage Hint
(count == 0) Y
            Rows: Hits FEC Target Non-masking condition(s)

Row 1: 1 (count == 0) 0 - Row 2: 1 (count == 0) 1 - Row 1: 1 (count == 0) 1 - Row 1: Rows 2: 1 (count == 0) 1 - Rows 2: Rows 2: Rows 2: Rows 3: Rows 
        Line 74 Item 1 (count == (FIFO_IF.FIFO_DEPTH - 1))
Condition totals: 1 of 1 input term covered = 100.00%
            Input Term Covered Reason for no coverage Hint

(count == (FIF0_IF.FIF0_DEFTH - 1)) Y

Rows: Hits FEC Target Y

Non-masking condition(s)
            ROWS: Hits FEC Target No

ROW 1: 1 (count == (FIF0_IF.FIF0_DEPTH - 1))_0 -

ROW 2: 1 (count == (FIF0_IF.FIF0_DEPTH - 1))_1 -
         Input Term Covered Reason for no coverage Hint

(count == 1) Y
                                                    Hits FEC Target
           Rows: Hits FEC Target No

Row 1: 1 (count == 1)_0 -

Row 2: 1 (count == 1)_1 -
                                                                                                     et Non-masking condition(s)
        Input Term Covered Reason for no coverage Hint

FIF0_IF.rst_n Y
(count == FIF0_IF.FIF0_DEPTH) Y
            Rows: Hits FEC Target
        Line 93 Item 1 (FIFO_IF.rst_n && (count == 0))
Condition totals: 2 of 2 input terms covered = 100.00%
            Input Term Covered Reason for no coverage Hint
          FIFO_IF.rst_n Y
(count == 0) Y
                    Rows: Hits FEC Target
                                                                                                                 t Non-masking condition(s)
        Row 1: 1 FIFO_IF.rst_n 0 (count == 0)
Row 2: 1 FIFO_IF.rst_n 1 (count == 0)
Row 3: 1 (count == 0) 0 FIFO_IF.rst_n
Row 4: 1 (count == 0) 1 FIFO_IF.rst_n
    Input Term Covered Reason for no coverage Hint

FIFO_IF.rst_n Y

(count == (FIFO_IF.FIFO_DEPTH - 1)) Y
               Rows: Hits FEC Target
                                                                                                                                                                                                                  Non-masking condition(s)
         ROW 1: 1 FIFO_IF.rst_n_0

ROW 2: 1 FIFO_IF.rst_n_1 (count == (FIFO_IF.FIFO_DEPTH - 1))
ROW 3: 1 (count == (FIFO_IF.FIFO_DEPTH - 1))_0 FIFO_IF.rst_n

ROW 4: 1 (count == (FIFO_IF.FIFO_DEPTH - 1))_1 FIFO_IF.rst_n
    Input Term Covered Reason for no coverage Hint
FIFO_IF.rst_n Y
          | Row 1: 1 FIFO_IF.rst_n_0 - | Count == 1 | Row 2: 1 FIFO_IF.rst_n_1 (count == 1) | Row 4: 1 (count == 1)_1 FIFO_IF.rst_n | FI
```

Assertions coverage:

Assertion Coverage: Assertions	14	14	0	100.00%
Name File(Lin			Failure Count	Count
/FIFO top/FIFO DUT/reset 1 as				
FIF0.sv(0	1
/FIFO_top/FIFO_DUT/full_asser	•			
FIFO.sv(88)		0	1
/FIFO_top/FIFO_DUT/empty_asse	rtion			
FIFO.sv(94)		0	1
/FIFO_top/FIFO_DUT/almostfull	_assertion			
FIFO.sv(100)		0	1
/FIFO_top/FIFO_DUT/almostempt				
FIFO.sv(,		0	1
/FIFO_top/FIFO_DUT/reset_2_as				
FIFO.sv(0	1
/FIFO_top/FIFO_DUT/write_asse				
FIFO.sv(0	1
/FIFO_top/FIFO_DUT/overflow_a			0	1
FIFO.sv(/FIFO top/FIFO DUT/read asser	,		0	1
FIFO.sv(0	1
/FIFO top/FIFO DUT/underflow	,		V	1
FIFO.sv(0	1
/FIFO top/FIFO DUT/write not		on	Ü	_
FIF0.sv(0	1
/FIFO_top/FIFO_DUT/read_not_e		on		
FIFO.sv(0	1
/FIFO_top/FIFO_DUT/read_write	e_empty_assert	tion		
FIFO.sv(177)		0	1
/FIFO_top/FIFO_DUT/read_write	_full_asserti	ion		
FIFO.sv(180)		0	1
Branch Coverage:				
Enabled Coverage			Misses	Coverage
Branches		35		100 00%
Branches	35	35	0	100.00%

Directive coverage:

```
Directive Coverage:
                                                                                                                             0 100.00%
                                                                                                       14
         Directives
                                                                                 14
DIRECTIVE COVERAGE:
                                                                                       Design Design Lang File(Line) Hits Status
 Name
                                                                                          Unit UnitType
/FIFO_top/FIFO_DUT/reset_1_cover FIFO Verilog SVA FIFO.sv(83) 974 Covered / FIFO_top/FIFO_DUT/full_cover FIFO Verilog SVA FIFO.sv(89) 943 Covered / FIFO_top/FIFO_DUT/empty_cover FIFO Verilog SVA FIFO.sv(95) 1047 Covered / FIFO_top/FIFO_DUT/almostfull_cover FIFO Verilog SVA FIFO.sv(101) 1126 Covered / FIFO_top/FIFO_DUT/almostempty_cover FIFO Verilog SVA FIFO.sv(107) 691 Covered / FIFO_top/FIFO_DUT/reset_2_cover FIFO Verilog SVA FIFO.sv(157) 509 Covered / FIFO_top/FIFO_DUT/write_cover FIFO Verilog SVA FIFO.sv(160) 4695 Covered / FIFO_top/FIFO_DUT/rosed_cover FIFO Verilog SVA FIFO.sv(160) 1619 Covered / FIFO_top/FIFO_DUT/read_cover FIFO Verilog SVA FIFO.sv(160) 2446 Covered / FIFO_top/FIFO_DUT/underflow_cover FIFO Verilog SVA FIFO.sv(169) 198 Covered / FIFO_top/FIFO_DUT/write not full cover FIFO Verilog SVA FIFO.sv(172) 3316 Covered
/FIFO_top/FIFO_DUT/write_not_full_cover FIFO Verilog SVA FIFO.sv(172)
/FIFO_top/FIFO_DUT/read_not_empty_cover FIFO Verilog SVA FIFO.sv(175)
                                                                                                                                                                                  3316 Covered
                                                                                                                                                                                   717 Covered
 /FIFO_top/FIFO_DUT/read_write_empty_cover
FIFO Verilog SVA FIFO.sv(178)
/FIFO_top/FIFO_DUT/read_write_full_cover FIFO Verilog SVA FIFO.sv(181)
                                                                                                                                                                                    137 Covered
                                                                                                                                                                                   487 Covered
 Statement Coverage:
         Enabled Coverage
                                                                             Bins
                                                                                              Hits Misses Coverage
         Statements
                                                                             32
                                                                                             32 0 100.00%
```

Functional coverage:

Covergroup Coverage:	_					
Covergroups Coverpoints/Crosses Covergroup Bins	1	na	na	100.00%		
Covergroup Bins	66	66	0	100.00%		
Covergroup			Metric	Goal	Bins	Status
TYPE /FIFO_coverage_pkg/FIFO_cove covered/total bins: missing/total bins:	erage/cg		100.00%	100	-	Covered
covered/total bins:			66	66	-	
missing/total bins: % Hit:			100 003	100		
Coverpoint wr_en_cp			100.00%	100	_	Covered
covered/total bins:			2	. 2	-	
missing/total bins: % Hit:			900.000	2	-	
% HIC: bin auto[0]			3011	100		Covered
bin auto[1]			6991	1	_	Covered
Coverpoint rd_en_cp			100.00%	100	-	Covered
covered/total bins:			2	. 2	-	
missing/total bins: % Hit:			100.00%	100		
bin auto[0]			7079	1	-	Covered
bin_auto[1]			2923	1	-	Covered
Coverpoint wr_ack_cp covered/total bins:			100.00%	100	-	Covered
missing/total bins:			9	2		
% Hit:			100.00%	100	-	
bin auto[0]			5071	. 1	-	Covered
bin auto[1] Coverpoint overflow_cp			4931	. 1	-	Covered
covered/total bins:			100.00/	. 100		Covereu
missing/total bins:			9	2	-	
% Hit:			100.00%	100	-	en and
bin auto[0] bin auto[1]			7878	1	-	Covered
Coverpoint underflow_cp			100.00%	100	_	Covered
covered/total bins:			2	. 2	-	
missing/total bins: % Hit:			100.009	2	-	
bin auto[0]			9745	100		Covered
bin auto[1]			257	1	-	Covered
Coverpoint full_cp			100.00%	100	-	Covered
covered/total bins: missing/total bins:			9	2		
% Hit:			100.00%	100	_	
bin auto[0]			7468	1	-	Covered
bin auto[1] Coverpoint almostfull cp			2534	1 100	-	Covered
covered/total bins:			100.00/	. 100		Covereu
missing/total bins:			9	2	-	
% Hit:			100.00%	100	-	en and
bin auto[0] bin auto[1]			1742	1		Covered
Coverpoint empty_cp			100.00%	100	-	Covered
covered/total bins:			2	! 2	-	
missing/total bins: % Hit:			100.009	2	-	
bin auto[0]			9206	100		Covered
bin auto[1]			796	1	-	Covered
Coverpoint almostempty_cp			100.00%	100	-	Covered
covered/total bins: missing/total bins:			2	2	-	
% Hit:			100.00%	100	_	
bin auto[0]			8934	1	-	Covered
bin auto[1] Cross WRITE READ WR ACK CROSS			1068	1 100	-	Covered
covered/total bins:			100.00%	6		COVELED
missing/total bins:			ē	6	-	
% Hit:	Sinod Dic-		100.00%	6 100		
Auto, Default and User Def bin <auto[1],auto[1],a< td=""><td></td><td></td><td>1031</td><td>1</td><td></td><td>Covered</td></auto[1],auto[1],a<>			1031	1		Covered
bin <auto[1],duto[1],duto[0],d< td=""><td></td><td></td><td>2411</td><td>1</td><td>- - -</td><td>Covered</td></auto[1],duto[1],duto[0],d<>			2411	1	- - -	Covered
bin <auto[1],auto[1],a< td=""><td>auto[0]></td><td></td><td>1030</td><td>1</td><td>-</td><td>Covered</td></auto[1],auto[1],a<>	auto[0]>		1030	1	-	Covered
hin <auto[1],auto[0],a< td=""><td>AUTO O ></td><td></td><td>2519</td><td>1</td><td>-</td><td>Covered</td></auto[1],auto[0],a<>	AUTO O >		2519	1	-	Covered

```
bin <auto[1],auto[0],auto[0]>
bin <auto[0],auto[1],auto[0]>
bin <auto[0],auto[0],auto[0]>
Illegal and Ignore Bins:
                                                                                                                                                                     2519
                                                                                                                                                                                                                                                                  Covered
                                                                                                                                                                        443
                                                                                                                                                                                                                                                                 Covered
                                                                                                                                                                     1079
                                                                                                                                                                                                                                                                 Covered
  illegal and Ignore Bins:


ignore_bin WRITE0_READ0_WR_ACK1

ignore_bin WRITE0_READ1_WR_ACK1


Cross WRITE_READ_OVERFLOW_CROSS
                                                                                                                                                                    1070
                                                                                                                                                                                                                                                                Occurred
                                                                                                                                                                        419
                                                                                                                                                           100.00%
                                                                                                                                                                                                          100
                                                                                                                                                                                                                                                                Covered
                covered/total bins:
                                                                                                                                                                             6
                                                                                                                                                                                                                6
               missing/total bins:
              % Hit:
                                                                                                                                                           100.00%
                                                                                                                                                                                                          100
             % Hit:
Auto, Default and User Defined Bins:
bin (auto[1],auto[1],auto[1])
bin (auto[1],auto[0],auto[1])
bin (auto[1],auto[0],auto[0])
bin (auto[0],auto[0],auto[0])
bin (auto[0],auto[0],auto[0])
                                                                                                                                                                        439
                                                                                                                                                                                                                                                                Covered
                                                                                                                                                                                                                                                                Covered
Covered
                                                                                                                                                                    1039
                                                                                                                                                                    3891
                                                                                                                                                                                                                                                                Covered
                                                                                                                                                                        687
                                                                                                                                                                                                                                                                 Covered
                                                                                                                                                                    1678
                                                                                                                                                                                                                1
                                                                                                                                                                                                                                                                Covered
              Illegal and Ignore Bins:
ignore_bin WRITE0_READ0_OVERFLOW1
ignore_bin WRITE0_READ1_OVERFLOW1
                                                                                                                                                                       471
                                                                                                                                                                        175
                                                                                                                                                                                                                                                                Occurred
  Cross WRITE_READ_UNDERFLOW_CROSS covered/total bins:
                                                                                                                                                           100.00%
                                                                                                                                                                                                          100
                                                                                                                                                                                                                                                                 Covered
              missing/total bins:
                                                                                                                                                            100.00%
                                                                                                                                                                                                           100
             % Hit:
Auto, Default and User Defined Bins:
bin <auto[1],auto[1],auto[1]>
bin <auto[1],auto[1],auto[0]>
bin <auto[0],auto[1],auto[1]>
bin <auto[0],auto[1],auto[0]>
bin <auto[0],auto[0],auto[0]>
lin <auto[0],auto[0],auto[0]>
in <auto[0],auto[0],auto[0]>
in cauto[0],auto[0]
                                                                                                                                                                                                                                                                Covered
Covered
                                                                                                                                                                     2004
                                                                                                                                                                         15
                                                                                                                                                                                                               1
                                                                                                                                                                                                                                                                Covered
                                                                                                                                                                       847
                                                                                                                                                                                                                                                                 Covered
                                                                                                                                                                     4801
                                                                                                                                                                                                                                                                 Covered
                                                                                                                                                                    2093
                                                                                                                                                                                                                1
                                                                                                                                                                                                                                                                 Covered
 ignore_bin WRITE2_READ0_UNDERFLOW1
ignore_bin WRITE1_READ0_UNDERFLOW1
Cross WRITE_READ_FULL_CROSS
covered/total bins:
                                                                                                                                                                          56
                                                                                                                                                                                                                                                                Occurred
                                                                                                                                                           129
100.00%
                                                                                                                                                                                                          100
                                                                                                                                                                                                                                                                Covered
                                                                                                                                                                             6
               missing/total bins:
             % Hit:
Auto, Default and User Defined Bins:
bin (auto[1],auto[1],auto[0]>
bin (auto[0],auto[1],auto[0]>
bin (auto[1],auto[0],auto[1]>
bin (auto[0],auto[0],auto[0]>
bin (auto[0],auto[0],auto[0]>
Illegal and Ignore Bins:
ignore bin WRITEO READ1 FULL1
ignore bin WRITE1 READ1 FULL1
SS WRITE READ EMPTY_CROSS
                                                                                                                                                           100.00%
               % Hit:
                                                                                                                                                                                                          100
                                                                                                                                                                                                                                                                Covered
                                                                                                                                                                       662
                                                                                                                                                                                                                                                                 Covered
                                                                                                                                                                     1243
                                                                                                                                                                    3687
                                                                                                                                                                                                                                                                 Covered
                                                                                                                                                                                                                                                                Covered
Covered
                                                                                                                                                                       555
                                                                                                                                                                       200
                                                                                                                                                                                                                                                                 Occurred
                                                                                                                                                                        536
                                                                                                                                                                                                                                                                Occurred
  Cross WRITE_READ_EMPTY_CROSS covered/total bins:
                                                                                                                                                           100.00%
                                                                                                                                                                                                         100
                                                                                                                                                                                                                                                                Covered
missing/total bins:
% Hit:
Auto, Default and User Defined Bins:
bin <auto[1],auto[1],auto[1]>
bin <auto[1],auto[1],auto[1]>
bin <auto[1],auto[1],auto[1]>
bin <auto[1],auto[1],auto[1]>
bin <auto[1],auto[1],auto[0]>
bin <auto[1],auto[1],auto[0]>
bin <auto[1],auto[1],auto[0]>
bin <auto[1],auto[0],auto[0]>
cross WRITE_READ_ALMOST_FULL_CROSS
covered/total bins:
missing/total bins:
              missing/total bins:
                                                                                                                                                           100.00%
                                                                                                                                                                                                          100
                                                                                                                                                                       153
                                                                                                                                                                                                              1
                                                                                                                                                                                                                                                                Covered
                                                                                                                                                                                                                                                                 Covered
                                                                                                                                                                        428
                                                                                                                                                                                                                                                                Covered
                                                                                                                                                                       147
                                                                                                                                                                                                                                                                Covered
Covered
                                                                                                                                                                        794
                                                                                                                                                                                                                                                                 Covered
                                                                                                                                                                     4502
                                                                                                                                                                                                                                                                 Covered
                                                                                                                                                                     2002
                                                                                                                                                                                                                                                                 Covered
                                                                                                                                                           100.00%
                                                                                                                                                                                                         100
                                                                                                                                                                                                                                                                Covered
                                                                                                                                                                                                                8
                                                                                                                                                           100.00%
                                                                                                                                                                                                          100
               Auto, Default and User Defined Bins:
Auto, Default and User Defined Bin bin <auto[1],auto[1],auto[1]> bin <auto[0],auto[1],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[1],auto[0]> bin <auto[1],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],
                                                                                                                                                                       339
                                                                                                                                                                                                                                                                Covered
Covered
                                                                                                                                                                       862
                                                                                                                                                                                                                                                                 Covered
                                                                                                                                                                       384
                                                                                                                                                                                                                                                                 Covered
                                                                                                                                                                     1722
                                                                                                                                                                                                                                                                 Covered
                                                                                                                                                                        705
                                                                                                                                                                                                                                                                 Covered
                                                                                                                                                                                                                                                                 Covered
                                                                                                                                                                     1765
                                                                                                                                                                                                                                                                 Covered
                                                                                                                                                           100.00%
                                                                                                                                                                                                         100
                 AULO, DETAULL AND USER DETINED BINS:
                             bin <auto[1],auto[1],auto[1]>
bin <auto[0],auto[1],auto[1]>
                                                                                                                                                                                              339
                                                                                                                                                                                                                                                                                                    Covered
                                                                                                                                                                                              157
                                                                                                                                                                                                                                                                                                    Covered
                             bin <auto[1],auto[0],auto[1]>
bin <auto[0],auto[0],auto[1]>
bin <auto[1],auto[1],auto[0]>
                                                                                                                                                                                              862
                                                                                                                                                                                                                                            1
                                                                                                                                                                                                                                                                                                    Covered
                                                                                                                                                                                              384
                                                                                                                                                                                                                                                                                                    Covered
                                                                                                                                                                                            1722
                                                                                                                                                                                                                                                                                                    Covered
                             bin <auto[0],auto[1],auto[0]>
bin <auto[1],auto[0],auto[0]>
bin <auto[0],auto[0],auto[0]>
                                                                                                                                                                                              705
                                                                                                                                                                                                                                                                                                    Covered
                                                                                                                                                                                           4868
                                                                                                                                                                                                                                           1
                                                                                                                                                                                                                                                                                                    Covered
                                                                                                                                                                                           1765
                                                                                                                                                                                                                                                                                                   Covered
  Cross WRITE_READ_ALMOST_EMPTY_CROSS
                                                                                                                                                                                100.00%
                                                                                                                                                                                                                                     100
                                                                                                                                                                                                                                                                                                    Covered
                 covered/total bins:
                                                                                                                                                                                                   8
                                                                                                                                                                                                                                           8
                missing/total bins:
                                                                                                                                                                                                      ø
                                                                                                                                                                                                                                            8
                                                                                                                                                                                100.00%
                 % Hit:
                                                                                                                                                                                                                                     100
                 Auto, Default and User Defined Bins:
                              bin <auto[1],auto[1],auto[1]>
                                                                                                                                                                                              229
                                                                                                                                                                                                                                            1
                                                                                                                                                                                                                                                                                                   Covered
                              bin <auto[0],auto[1],auto[1]>
bin <auto[1],auto[0],auto[1]>
bin <auto[0],auto[0],auto[1]>
                                                                                                                                                                                                 83
                                                                                                                                                                                                                                           1
                                                                                                                                                                                                                                                                                                    Covered
                                                                                                                                                                                              515
                                                                                                                                                                                                                                                                                                    Covered
                                                                                                                                                                                               241
                                                                                                                                                                                                                                                                                                    Covered
                             bin <auto[1],auto[1],auto[0]>
bin <auto[0],auto[1],auto[0]>
bin <auto[1],auto[0],auto[0]>
bin <auto[0],auto[0],auto[0]>
                                                                                                                                                                                           1832
                                                                                                                                                                                                                                           1
                                                                                                                                                                                                                                                                                                    Covered
                                                                                                                                                                                              779
                                                                                                                                                                                                                                           1
                                                                                                                                                                                                                                                                                                   Covered
                                                                                                                                                                                            4415
                                                                                                                                                                                                                                                                                                    Covered
                                                                                                                                                                                           1908
                                                                                                                                                                                                                                                                                                    Covered
```

QuestaSim simulation waveform & transcript snippets:


Label1(When the rst n is asserted, All flags & internal signals should equal 0):




Label2(When rst_n is deactivated & the FIFO is full of elements (conut=depth), The full flag should be high):




Label3(When rst_n is deactivated & the FIFO has one element left free(conut=depth-1), The almostfull flag should be high):




Label4(When rst_n is deactivated & the FIFO has no element inside (conut=0), The empty flag should be high):




Label5(When rst_n is deactivated & the FIFO has only one element inside (conut=1), The empty flag should be high):



Label6(When rst_n is deactivated, You want to read & the FIFO is not full, The wr_ack flag should be high and wr ptr should increment):




Label7(When rst_n is deactivated, You want to read & the FIFO is full, The overflow flag should be high):




Label8(When rst_n is deactivated, You want to read & the FIFO is not empty rd_ptr should increment and data_out should equal mem[rd_ptr]):

```
# Success, At time
                                    19972, data out= 17168 equals data out ref= 17168
# Success, At time
                                   19974, data out= 17168 equals data out ref= 17168
                                   19976, data out= 17168 equals data out ref= 17168
# Success, At time
# Success, At time
                                   19978, data_out= 17168 equals data_out_ref= 17168
                                   19980, data_out= 41860 equals data_out_ref= 41860
# Success, At time
                                   19982, data_out= 41860 equals data_out_ref= 41860
# Success, At time
                                  19984, data_out= 41860 equals data_out_ref= 41860
# Success, At time
                                   19986, data_out= 41860 equals data_out_ref= 41860
# Success, At time
                                   19988, data_out= 41860 equals data_out_ref= 41860
# Success, At time
                                   19990, data_out= 20926 equals data_out_ref= 20926
# Success, At time
# Success, At time
                                   19992, data_out= 20926 equals data_out_ref= 20926
# Success, At time
                                   19994, data_out= 20926 equals data_out_ref= 20926
# Success, At time
                             19990, data_out= 17121 equals data_out_ref= 5133 20000, data_out= 5133 equals data_out_ref= 5133 20002, data_out= 5133 equals data_out_ref= 5133 cquals data_out_ref= 5133
                                  19996, data out= 3376 equals data out ref= 3376
# Success, At time
# Success, At time
# Success, At time
# Success, At time
```

Label9(When rst_n is deactivated, You want to read & the FIFO is empty underflow flag should be high):



The FIFO is empty at the end of simulation



- # The test has finished, Correct counts:
 # The FIFO contents at the end is: '{}
- 10002, Error counts:
- 0

تم بحمد الله



الله التحمز التحمز التحمير

وَأَن لَّيْسَ لِلْإِنسَانِ إِلَّا مَا سَعَىٰ ١

