

FIFO

UVM Project

By: Khaled Ahmed Hamed

Under supervision of Eng. Kareem Waseem



For more details please visit: [Github repo](#)

Bug report:

Design has 6 bugs:


1. Reset signals overflow, wr_ack and underflow (data_out not to be included)
2. Unhandled 2 cases:
 - If a read and write enables were high and the FIFO was empty, only writing will take place.
 - If a read and write enables were high and the FIFO was full, only reading will take place.
3. underflow is sequential not combinational.
4. almostfull flag: FIFO_DEPTH-2 corrected to FIFO_DEPTH-1.
5. When successful write operation has occurred, overflow can't be high.
6. When successful read operation has occurred, underflow can't be high.

Verification plan:

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
LABEL1	When the rst_n is asserted, All flags & internal signals should equal 0	Randomized less often 95 off & 5% on during the simulation	.	Immediate assertion to check async rst_n functionality as it is async
LABEL2	When rst_n is deactivated & the FIFO is full of elements (conut=depth). The full flag should be high	Randomized, Write enable to be high with distribution of the value WR_EN_ON_DIST and to be low with 100-WR_EN_ON_DISTduring the simulation	Cross coverage: WRITE_READ_FULL_CROSS, covers write & read enables and full flag	Immediate assertion to check full flag functionality as it is combinational
LABEL3	When rst_n is deactivated & the FIFO has one element left(conut=depth-1). The almostfull flag should be high	Randomized, Write enable to be high with distribution of the value WR_EN_ON_DIST and to be low with 100-WR_EN_ON_DISTduring the simulation	Cross coverage: WRITE_READ_ALMOST_FULL_CROSS, covers write & read enables and almostfull flag	Immediate assertion to check almostfull flag functionality as it is combinational
LABEL4	When rst_n is deactivated & the FIFO has no element inside (conut=0). The empty flag should be high	Randomized, Read enable to be high with distribution of the value RD_EN_ON_DIST and to be low with 100-RD_EN_ON_DIST during the simulation	Cross coverage: WRITE_READ_EMPTY_CROSS, covers write & read enables and empty flag	Immediate assertion to check empty flag functionality as it is combinational
LABEL5	When rst_n is deactivated & the FIFO has only one element inside (conut=1). The empty flag should be high	Randomized, Read enable to be high with distribution of the value RD_EN_ON_DIST and to be low with 100-RD_EN_ON_DIST during the simulation	Cross coverage: WRITE_READ_ALMSOT_EMPTY_CROSS, covers write & read enables and almostempty flag	Immediate assertion to check almostempty flag functionality as it is combinational
LABEL6	When rst_n is deactivated, You want to read & the FIFO is not full. The wr_ack flag should be high and wr_ptr should increment	Randomized, Write enable to be high with distribution of the value WR_EN_ON_DIST and to be low with 100-WR_EN_ON_DISTduring the simulation	Cross coverage: WRITE_READ_WR_ACK_CROSS, covers write & read enables and wr_ack flag	Concurrent assertion to check wr_ptr & wr_ack flag functionality as they are sequential
LABEL7	When rst_n is deactivated, You want to read & the FIFO is full. The overflow flag should be high	Randomized, Write enable to be high with distribution of the value WR_EN_ON_DIST and to be low with 100-WR_EN_ON_DISTduring the simulation	Cross coverage: WRITE_READ_OVERFLOW_CROSS, covers write & read enables and overflow flag	Concurrent assertion to check overflow flag functionality as it is sequential
LABEL8	When rst_n is deactivated, You want to read & the FIFO is not empty rd_ptr should increment and data_out should equal mem[rd_ptr]	Randomized, Read enable to be high with distribution of the value RD_EN_ON_DIST and to be low with 100-RD_EN_ON_DIST during the simulation	.	Concurrent assertion to check rd_ptr functionality as it is sequential, data_out checked against reference model to check functionality
LABEL9	When rst_n is deactivated, You want to read & the FIFO is empty underflow flag should be high	Randomized, Read enable to be high with distribution of the value RD_EN_ON_DIST and to be low with 100-RD_EN_ON_DIST during the simulation	Cross coverage: WRITE_READ_UNDERFLOW_CROSS, covers write & read enables and underflow flag	Concurrent assertion to check underflow flag functionality as it is sequential

UVM testbench structure

FIFO_top



Testbench flow


- FIFO_top module:
 1. instantiates the DUT, FIFO_interface & bind assertions (FIFO_SVA).
 2. Generate the clock.
 3. Passes interface (virtual FIFO_interface) using configuration database (Shared database between components).
 4. Runs test.
- FIFO_test:
 1. Build the FIFO_env & Sequences.
 2. Retrieve the virtual interface from the configuration database by configuration object (Object holds configuration settings and parameters for UVM components).
 3. Sets the configuration object into the configuration database.
 4. Builds the environment (FIFO_env)
 5. Starts sequences on the sequencer.
- Sequences:
 1. There are 5 sequences: Reset, Write only, Read only, Write Read & write read empty sequences.
 2. Core stimulus of any verification plan.
 3. Written within task body.
- FIFO_sequence_item:
 1. Data fields to communicate with DUT (Input & Output signals).
 2. Randomizes signals.
 3. Constraints blocks are added here to ensure verification plan.
- FIFO_env:

Builds and connects scoreboard (FIFO_scoreboard), Coverage collector (FIFO_coverage), agent (FIFO_agent) and analysis components (Ports & Exports).
- FIFO_sequencer:

Generates transactions as class objects and sends it to the driver (FIFO_driver) for execution.

- FIFO_driver:
 1. Pulls the next item from the sequencer.
 2. Drives the sequence item in the run_phase task using the virtual interface.
- FIFO_monitor:

Captures signals information from DUT, translates it into sequence items and finally sends it analysis components (Ports & Exports).
- FIFO_scoreboard:
 1. Receives sequence items from the monitor.
 2. Runs input signals to the reference model (Task or Module but I have used a task) to compare the DUT output with the expected output to check the functionality of the FIFO.
- FIFO_coverage:
 1. Receives sequence items from the monitor.
 2. Contains the covergroups to ensure the verification plan.
 3. Samples the data fields for functional coverage.



Design code snippets:

```
1  module FIFO (FIFO_if.DUT FIFO_IF);
2
3  reg [FIFO_IF.max_fifo_addr-1:0] wr_ptr, rd_ptr;
4  reg [FIFO_IF.max_fifo_addr:0] count;
5  reg [FIFO_IF.FIFO_WIDTH-1:0] mem [FIFO_IF.FIFO_DEPTH-1:0];
6
7  always @(posedge FIFO_IF.clk or negedge FIFO_IF.rst_n) begin
8      if (!FIFO_IF.rst_n) begin
9          wr_ptr <= 0;
10         // Bug detected: Reset signals FIFO_IF.overflow & FIFO_IF.wr_ack
11         FIFO_IF.overflow <= 0;
12         FIFO_IF.wr_ack <= 0;
13     end
14     else if (FIFO_IF.wr_en && count < FIFO_IF.FIFO_DEPTH) begin
15         mem[wr_ptr] <= FIFO_IF.data_in;
16         FIFO_IF.wr_ack <= 1;
17         wr_ptr <= wr_ptr + 1;
18         FIFO_IF.overflow <= 0; // Successful write operation, overflow can't be high
19     end
20     else begin
21         FIFO_IF.wr_ack <= 0;
22         if (FIFO_IF.full & FIFO_IF.wr_en)
23             FIFO_IF.overflow <= 1;
24         else
25             FIFO_IF.overflow <= 0;
26     end
27 end
28
29 always @(posedge FIFO_IF.clk or negedge FIFO_IF.rst_n) begin
30     if (!FIFO_IF.rst_n) begin
31         rd_ptr <= 0;
32         // Bug detected: Reset signals FIFO_IF.underflow
33         FIFO_IF.underflow <= 0;
34     end
35     else if (FIFO_IF.rd_en && count != 0) begin
36         FIFO_IF.data_out <= mem[rd_ptr];
37         rd_ptr <= rd_ptr + 1;
38         FIFO_IF.underflow <= 0; // Successful read operation, underflow can't be high
39     end
40     // Handled FIFO_IF.underflow behaviour when turned from combinational to sequential
41     else begin
42         if (FIFO_IF.empty & FIFO_IF.rd_en)
43             FIFO_IF.underflow <= 1;
44         else
45             FIFO_IF.underflow <= 0;
46     end
47 end
48
```

```
49 always @(posedge FIFO_IF.clk or negedge FIFO_IF.rst_n) begin
50     if (!FIFO_IF.rst_n) begin
51         count <= 0;
52     end
53     else begin
54         if ((FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'b10) && !FIFO_IF.full)
55             count <= count + 1;
56         else if ((FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'b01) && !FIFO_IF.empty)
57             count <= count - 1;
58         // Bug detected: Unhandled case, If a read and write enables were high and the FIFO was FIFO_IF.empty, only writing will take place.
59         else if ((FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'b11) && FIFO_IF.empty)
60             count <= count + 1;
61         // Bug detected: Unhandled cases, If a read and write enables were high and the FIFO was FIFO_IF.full, only reading will take place.
62         else if ((FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'b11) && FIFO_IF.full)
63             count <= count - 1;
64     end
65 end
66
67 assign FIFO_IF.full = (count == FIFO_IF.FIFO_DEPTH)? 1 : 0;
68 assign FIFO_IF.empty = (count == 0)? 1 : 0;
69 assign FIFO_IF.almostfull = (count == FIFO_IF.FIFO_DEPTH-1)? 1 : 0; // Bug detected: FIFO_IF.FIFO_DEPTH-2 --> FIFO_IF.FIFO_DEPTH-1
70 assign FIFO_IF.almostempty = (count == 1)? 1 : 0;
71 endmodule
```

Assertions table:

Feature	Assertion
Whenever the rst_n is active, All sequential flags and internal signals should be low.	<pre> always_comb begin if(!FIFO_IF.rst_n) assert final ((!FIFO_IF.wr_ack)&&!FIFO_IF.overflow&&!FIFO_IF.underflow&&!FIFO_IF.wr_ptr &&!FIFO_IF.rd_ptr&&!FIFO_IF.count)); cover final ((!FIFO_IF.wr_ack)&&!FIFO_IF.overflow&&!FIFO_IF.underflow&&!FIFO_IF.wr_ptr&&!FIFO_IF.rd_ptr&&!FIFO_IF.count)); end @(posedge FIFO_IF.clk or negedge FIFO_IF.rst_n) (!FIFO_IF.rst_n) -> ((!FIFO_IF.wr_ack)&&!FIFO_IF.overflow&&!FIFO_IF.underflow&&!FIFO_IF.wr_ptr&&!FIFO_IF.rd_ptr&&!FIFO_IF.count)); </pre>
Whenever the rst_n is deactivated & number of FIFO elements equal FIFO maximum depth, full flag should be high.	<pre> always_comb begin if((FIFO_IF.rst_n)&&(FIFO_IF.count == FIFO_IF.FIFO_DEPTH)) full_assertion: assert final (FIFO_IF.full); full_cover: cover (FIFO_IF.full); end </pre>
Whenever the rst_n is deactivated & number of FIFO elements equal zero, empty flag should be high.	<pre> always_comb begin if((FIFO_IF.rst_n)&&(FIFO_IF.count == 0)) empty_assertion: assert final (FIFO_IF.empty); empty_cover: cover (FIFO_IF.empty); end </pre>
Whenever the rst_n is deactivated & number of FIFO elements equal FIFO maximum depth -1, almostfull flag should be high.	<pre> always_comb begin if((FIFO_IF.rst_n)&&(FIFO_IF.count == FIFO_IF.FIFO_DEPTH-1)) almostfull_assertion: assert final (FIFO_IF.almostfull); almostfull_cover: cover (FIFO_IF.almostfull); end </pre>
Whenever the rst_n is deactivated & number of FIFO elements equal 1, almostempty flag should be high.	<pre> always_comb begin if((FIFO_IF.rst_n)&&(FIFO_IF.count == 1)) almostempty_assertion: assert final (FIFO_IF.almostempty); almostempty_cover: cover (FIFO_IF.almostempty); end </pre>
Whenever the rst_n is deactivated, Write enable is high & FIFO is not full, wr_ack should be high & wr_ptr should increment.	<pre> property P2; @(posedge FIFO_IF.clk) disable iff(!FIFO_IF.rst_n) (FIFO_IF.wr_en && !FIFO_IF.full) => ((FIFO_IF.wr_ack)&&((FIFO_IF.wr_ptr==FIFO_IF.past(FIFO_IF.wr_ptr)+1'b1) ((FIFO_IF.wr_ptr==0 && FIFOPAST(FIFO_IF.wr_ptr) +1'b1 == 8)))); endproperty </pre>
Whenever the rst_n is deactivated, Write enable is high & FIFO is full, overflow should be high.	<pre> property P3; @(posedge FIFO_IF.clk) disable iff(!FIFO_IF.rst_n) (FIFO_IF.full & FIFO_IF.wr_en) => (FIFO_IF.overflow); endproperty </pre>

Whenever the rst_n is deactivated, Read enable is high & number of FIFO elements doesn't equal zero, rd_ptr should increment.	<pre>property P4; @(posedge FIFO_IF.clk) disable iff(!FIFO_IF.rst_n) (FIFO_IF.rd_en && FIFO.count != 0) => ((FIFO.rd_ptr== \$past(FIFO.rd_ptr)+1'b1) (FIFO.rd_ptr==0 && \$past(FIFO.rd_ptr) +1'b1 == 8)); endproperty</pre>
Whenever the rst_n is deactivated, Read enable is high & FIFO is empty, underflow should be high.	<pre>property P5; @(posedge FIFO_IF.clk) disable iff(!FIFO_IF.rst_n) (FIFO_IF.empty & FIFO_IF.rd_en) => (FIFO_IF.underflow); endproperty</pre>
Whenever the rst_n is deactivated, Write enable is high & FIFO is not full, Write operation should take place.	<pre>property P6; @(posedge FIFO_IF.clk) disable iff(!FIFO_IF.rst_n) (((FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'b10) && !FIFO_IF.full) => ((FIFO.count== \$past(FIFO.count)+1'b1)); endproperty</pre>
Whenever the rst_n is deactivated, read enable is high & FIFO is not empty, Read operation should take place.	<pre>property P7; @(posedge FIFO_IF.clk) disable iff(!FIFO_IF.rst_n) (((FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'b01) && !FIFO_IF.empty) => ((FIFO.count== \$past(FIFO.count)-1'b1)); endproperty</pre>
Whenever the rst_n is deactivated, Both of read & write enables are high & FIFO is empty, Write operation should take place.	<pre>property P8; @(posedge FIFO_IF.clk) disable iff(!FIFO_IF.rst_n) (((FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'b11) && FIFO_IF.empty) => ((FIFO.count== \$past(FIFO.count)+1'b1)); endproperty</pre>
Whenever the rst_n is deactivated, Both of read & write enables are high & FIFO is not full, Read operation should take place.	<pre>property P9; @(posedge FIFO_IF.clk) disable iff(!FIFO_IF.rst_n) (((FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'b11) && FIFO_IF.full) => ((FIFO.count== \$past(FIFO.count)-1'b1)); endproperty</pre>

SVA code snippets:

```
1 module FIFO_SVA (FIFO_if,DUT FIFO_IF);
2
3 // Properties, Assertions & Covers
4 always_comb begin
5     if(!FIFO_IF.rst_n)
6         reset_1_assertion: assert final ((!FIFO_IF.wr_ack)&&(!FIFO_IF.overflow)&&(!FIFO_IF.underflow)&&(!FIFO_IF.wr_ptr)&&(!FIFO_IF.rd_ptr)&&(!FIFO_IF.count));
7         reset_1_cover: cover final ((!FIFO_IF.wr_ack)&&(!FIFO_IF.overflow)&&(!FIFO_IF.underflow)&&(!FIFO_IF.wr_ptr)&&(!FIFO_IF.rd_ptr)&&(!FIFO_IF.count));
8     end
9
10 always_comb begin
11     if((FIFO_IF.rst_n)&&(FIFO_IF.count == FIFO_IF.FIFO_DEPTH))
12         full_assertion: assert final (FIFO_IF.full);
13         full_cover: cover (FIFO_IF.full);
14     end
15
16 always_comb begin
17     if((FIFO_IF.rst_n)&&(FIFO_IF.count == 0))
18         empty_assertion: assert final (FIFO_IF.empty);
19         empty_cover: cover (FIFO_IF.empty);
20     end
21
22 always_comb begin
23     if((FIFO_IF.rst_n)&&(FIFO_IF.count == FIFO_IF.FIFO_DEPTH-1))
24         almostfull_assertion: assert final (FIFO_IF.almostfull);
25         almostfull_cover: cover (FIFO_IF.almostfull);
26     end
27
28 always_comb begin
29     if((FIFO_IF.rst_n)&&(FIFO_IF.count == 1))
30         almostempty_assertion: assert final (FIFO_IF.almostempty);
31         almostempty_cover: cover (FIFO_IF.almostempty);
32     end
33
34 property P1;
35     @(posedge FIFO_IF.clk or negedge FIFO_IF.rst_n)
36     (!FIFO_IF.rst_n) |> ((!FIFO_IF.wr_ack)&&(!FIFO_IF.overflow)&&(!FIFO_IF.underflow)&&(!FIFO_IF.wr_ptr)&&(!FIFO_IF.rd_ptr)&&(!FIFO_IF.count));
37 endproperty
38
39 property P2;
40     @(posedge FIFO_IF.clk) disable iff(!FIFO_IF.rst_n)
41     (FIFO_IF.wr_en && !FIFO_IF.full) |> ((FIFO_IF.wr_ack)&&((FIFO_IF.wr_ptr== $past(FIFO_IF.wr_ptr)+1'b1)|| (FIFO_IF.wr_ptr==0 && $past(FIFO_IF.wr_ptr) +1'b1 == 8)));
42 endproperty
43
44 property P3;
45     @(posedge FIFO_IF.clk) disable iff(!FIFO_IF.rst_n)
46     (FIFO_IF.rd_en && FIFO_IF.wr_en) |> (FIFO_IF.overflow);
47 endproperty
48
49 property P4;
50     @(posedge FIFO_IF.clk) disable iff(!FIFO_IF.rst_n)
51     (FIFO_IF.rd_en && FIFO_IF.count != 0) |> ((FIFO_IF.rd_ptr== $past(FIFO_IF.rd_ptr)+1'b1)|| (FIFO_IF.rd_ptr==0 && $past(FIFO_IF.rd_ptr) +1'b1 == 8));
52 endproperty
53
54
55 property P5;
56     @(posedge FIFO_IF.clk) disable iff(!FIFO_IF.rst_n)
57     (FIFO_IF.empty & FIFO_IF.rd_en) |> (FIFO_IF.underflow);
58 endproperty
59
60 property P6;
61     @(posedge FIFO_IF.clk) disable iff(!FIFO_IF.rst_n)
62     ((FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'b10 && !FIFO_IF.full) |> ((FIFO_IF.count== $past(FIFO_IF.count)+1'b1));
63 endproperty
64
65 property P7;
66     @(posedge FIFO_IF.clk) disable iff(!FIFO_IF.rst_n)
67     ((FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'b01 && !FIFO_IF.empty) |> ((FIFO_IF.count== $past(FIFO_IF.count)-1'b1));
68 endproperty
69
70 property P8;
71     @(posedge FIFO_IF.clk) disable iff(!FIFO_IF.rst_n)
72     ((FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'b11 && FIFO_IF.empty) |> ((FIFO_IF.count== $past(FIFO_IF.count)+1'b1));
73 endproperty
74
75 property P9;
76     @(posedge FIFO_IF.clk) disable iff(!FIFO_IF.rst_n)
77     ((FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'b11 && FIFO_IF.full) |> ((FIFO_IF.count== $past(FIFO_IF.count)-1'b1));
78 endproperty
79
80 reset_2_assertion: assert property(P1);
81 reset_2_cover: cover property(P1);
82
83 write_assertion: assert property(P2);
84 write_cover: cover property(P2);
85
86 overflow_assertion: assert property(P3);
87 overflow_cover: cover property(P3);
88
89 read_assertion: assert property(P4);
90 read_cover: cover property(P4);
91
92 underflow_assertion: assert property(P5);
93 underflow_cover: cover property(P5);
94
95 write_not_full_assertion: assert property(P6);
96 write_not_full_cover: cover property(P6);
97
98 read_not_empty_assertion: assert property(P7);
99 read_not_empty_cover: cover property(P7);
100
101 read_write_empty_assertion: assert property(P8);
102 read_write_empty_cover: cover property(P8);
103
104 read_write_full_assertion: assert property(P9);
105 read_write_full_cover: cover property(P9);
106 endmodule : FIFO_SVA
```

Interface code snippet:

```
1 interface FIFO_interface (input bit clk);
2
3     // Parameters
4     parameter FIFO_WIDTH = 16;
5     parameter FIFO_DEPTH = 8;
6     localparam max_fifo_addr = $clog2(FIFO_DEPTH);
7
8     // Signals (All IO ports)
9     logic [FIFO_WIDTH-1:0] data_in;
10    logic rst_n, wr_en, rd_en;
11    logic [FIFO_WIDTH-1:0] data_out;
12    logic wr_ack, overflow, underflow;
13    logic full, empty, almostfull, almostempty;
14
15    // Modport for Design & Assertion
16    modport DUT (input data_in, rst_n, wr_en, rd_en, clk,
17                output data_out, wr_ack, overflow, underflow, full, empty, almostfull, almostempty);
18
19 endinterface
20
```

Top module code snippet:

```
1 import FIFO_test_pkg::*;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh";
4
5 module FIFO_top ();
6     bit clk;
7
8     // Clock generation
9     initial begin
10         clk = 0;
11         forever
12             #1 clk = ~clk;
13     end
14
15     // Instantiate the interface
16     FIFO_if FIFO_IF(clk);
17
18     // Instantiate the DUT module & pass the interface
19     FIFO DUT(FIFO_IF);
20
21     // bind the SVA with the DUT
22     bind FIFO FIFO_SVA SVA (FIFO_IF);
23
24     initial begin
25         uvm_config_db#(virtual FIFO_if)::set(null, "uvm_test_top", "FIFO_IF", FIFO_IF);
26         run_test("FIFO_test");
27     end
28
29 endmodule
```

Shared package code snippet:

```
1 package FIFO_shared_pkg;
2
3     // Counters to be used in scoreboard
4     integer correct_count = 0;
5     integer error_count = 0;
6
7 endpackage
```

Environment code snippet:

```
1 package FIFO_env_pkg;
2   import uvm_pkg::*;
3   import FIFO_agent_pkg::*;
4   import FIFO_scoreboard_pkg::*;
5   import FIFO_coverage_pkg::*;
6   `include "uvm_macros.svh";
7
8   class FIFO_env extends uvm_env;
9     `uvm_component_utils(FIFO_env)
10
11     FIFO_agent agt;
12     FIFO_coverage cov;
13     FIFO_scoreboard sb;
14
15     function new(string name = "FIFO_env", uvm_component parent = null);
16       super.new(name, parent);
17     endfunction
18
19     function void build_phase(uvm_phase phase);
20       super.build_phase(phase);
21       agt = FIFO_agent::type_id::create("agt", this);
22       cov = FIFO_coverage::type_id::create("cov", this);
23       sb = FIFO_scoreboard::type_id::create("sb", this);
24     endfunction
25
26     function void connect_phase(uvm_phase phase);
27       super.connect_phase(phase);
28       agt.agt_ap.connect(sb.sb_export);
29       agt.agt_ap.connect(cov.cov_export);
30     endfunction
31
32   endclass : FIFO_env
33
34   endpackage : FIFO_env_pkg
```

Agent code snippet:

```
1 package FIFO_agent_pkg;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh";
4   import FIFO_shared_pkg::*;
5   import FIFO_driver_pkg::*;
6   import FIFO_sequencer_pkg::*;
7   import FIFO_config_pkg::*;
8   import FIFO_monitor_pkg::*;
9   import FIFO_sequence_item_pkg::*;
10
11   class FIFO_agent extends uvm_agent;
12     `uvm_component_utils(FIFO_agent)
13
14     FIFO_sequencer sqr;
15     FIFO_driver driver;
16     FIFO_monitor monitor;
17     FIFO_config cfg;
18     uvm_analysis_port #(FIFO_seq_item) agt_ap;
19
20     function new(string name = "FIFO_agent", uvm_component parent = null);
21       super.new(name, parent);
22     endfunction
23
24     function void build_phase(uvm_phase phase);
25       super.build_phase(phase);
26
27       if (!uvm_config_db #(FIFO_config)::get(this, "", "FIFO_CFG", cfg)) begin
28         `uvm_fatal("build_phase", "Test - unable get the configuration of interface of the fifo");
29       end
30
31       driver = FIFO_driver::type_id::create("driver", this);
32       sqr = FIFO_sequencer::type_id::create("sqr", this);
33       monitor = FIFO_monitor::type_id::create("monitor", this);
34       agt_ap = new("agt_ap", this);
35
36     endfunction
37
38     function void connect_phase(uvm_phase phase);
39       super.connect_phase(phase);
40       driver.seq_item_port.connect(sqr.seq_item_export);
41       driver.FIFO_driver_vif = cfg.FIFO_config_vif;
42       monitor.FIFO_vif = cfg.FIFO_config_vif;
43       monitor.mon_ap.connect(agt_ap);
44     endfunction
45
46   endclass : FIFO_agent
47   endpackage : FIFO_agent_pkg
```

Driver code snippet:

```
1 package FIFO_driver_pkg;
2   import FIFO_config_pkg::*;
3   import uvm_pkg::*;
4   import FIFO_sequence_item_pkg::*;
5   `include "uvm_macros.svh";
6
7   class FIFO_driver extends uvm_driver #(FIFO_seq_item);
8     `uvm_component_utils(FIFO_driver);
9     virtual FIFO_if FIFO_driver_vif;
10    FIFO_seq_item FIFO_sqr_item;
11
12    function new(string name = "FIFO_driver", uvm_component parent = null);
13      super.new(name, parent);
14    endfunction
15
16    task run_phase(uvm_phase phase);
17      super.run_phase(phase);
18      forever begin
19        FIFO_sqr_item = FIFO_seq_item::type_id::create("FIFO_sqr_item");
20        seq_item_port.get_next_item(FIFO_sqr_item);
21        FIFO_driver_vif.data_in=FIFO_sqr_item.data_in;
22        FIFO_driver_vif.rst_n=FIFO_sqr_item.rst_n;
23        FIFO_driver_vif.wr_en=FIFO_sqr_item.wr_en;
24        FIFO_driver_vif.rd_en=FIFO_sqr_item.rd_en;
25        @(negedge FIFO_driver_vif.clk);
26        seq_item_port.item_done();
27        `uvm_info("run_phase", FIFO_sqr_item.convert2string_stimulus(), UVM_HIGH)
28      end
29    endtask : run_phase
30
31  endclass : FIFO_driver
32 endpackage : FIFO_driver_pkg
```

Monitor code snippet:

```
1 package FIFO_monitor_pkg;
2   import FIFO_sequence_item_pkg::*;
3   import uvm_pkg::*;
4   `include "uvm_macros.svh";
5
6   class FIFO_monitor extends uvm_monitor;
7     `uvm_component_utils(FIFO_monitor)
8
9     virtual FIFO_if FIFO_vif;
10    FIFO_seq_item rsp_seq_item;
11    uvm_analysis_port #(FIFO_seq_item) mon_ap;
12
13    function new(string name = "FIFO_monitor", uvm_component parent = null);
14      super.new(name, parent);
15    endfunction
16
17    function void build_phase(uvm_phase phase);
18      super.build_phase(phase);
19      mon_ap = new("mon_ap", this);
20    endfunction
21
22    task run_phase(uvm_phase phase);
23      super.run_phase(phase);
24      forever begin
25        rsp_seq_item = FIFO_seq_item::type_id::create("rsp_seq_item");
26        @(negedge FIFO_vif.clk);
27        rsp_seq_item.data_in = FIFO_vif.data_in;
28        rsp_seq_item.rst_n = FIFO_vif.rst_n;
29        rsp_seq_item.wr_en = FIFO_vif.wr_en;
30        rsp_seq_item.rd_en = FIFO_vif.rd_en;
31        rsp_seq_item.data_out = FIFO_vif.data_out;
32        rsp_seq_item.empty = FIFO_vif.empty;
33        rsp_seq_item.full = FIFO_vif.full;
34        rsp_seq_item.almostfull = FIFO_vif.almostfull;
35        rsp_seq_item.almostempty = FIFO_vif.almostempty;
36        rsp_seq_item.overflow = FIFO_vif.overflow;
37        rsp_seq_item.underflow = FIFO_vif.underflow;
38        rsp_seq_item.wr_ack = FIFO_vif.wr_ack;
39        mon_ap.write(rsp_seq_item);
40        `uvm_info("run_phase", rsp_seq_item.convert2string_stimulus(), UVM_HIGH)
41      end
42    endtask : run_phase
43
44  endclass : FIFO_monitor
45 endpackage : FIFO_monitor_pkg
```

Sequence Item code snippets:

```
1 package FIFO_sequence_item_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh";
4
5 class FIFO_seq_item extends uvm_sequence_item;
6     `uvm_object_utils(FIFO_seq_item)
7
8     // Parameters
9     localparam FIFO_WIDTH = 16;
10    localparam FIFO_DEPTH = 8;
11    localparam max_fifo_addr = $clog2(FIFO_DEPTH);
12
13    // Randomized input signals
14    rand Logic [FIFO_WIDTH-1:0] data_in;
15    rand Logic clk, rst_n, wr_en, rd_en;
16
17    // output ports
18    Logic [FIFO_WIDTH-1:0] data_out;
19    Logic wr_ack, overflow, underflow;
20    Logic full, empty, almostfull, almostempty;
21
22    /*****Added signals as integers*****/
23    integer RD_EN_ON_DIST = 30;
24    integer WR_EN_ON_DIST = 70;
25
26    // Constructor
27    function new(string name = "FIFO_seq_item");
28        super.new(name);
29    endfunction
30
31    // Constraint to assert reset less often
32    constraint reset {
33        rst_n dist {0:-5, 1:-95};
34    }
35
36    // Constraint the wr_en to be high with distribution of the value WR_EN_ON_DIST
37    constraint Write_enable {
38        wr_en dist {1:/WR_EN_ON_DIST, 0:/(100-WR_EN_ON_DIST)};
39    }
40
41    // Constraint the rd_en to be high with distribution of the value RD_EN_ON_DIST
42    constraint Read_enable {
43        rd_en dist {1:/RD_EN_ON_DIST, 0:/(100-RD_EN_ON_DIST)};
44    }
45
46    function string convert2string();
47        return $sformatf("%s rst_n = 0b%0b, data_in = 0b%0b, wr_en = 0b%0b, rd_en = 0b%0b, data_out = 0b%0b, wr_ack = 0b%0b,
48        overflow = 0b%0b, underflow = 0b%0b, full = 0b%0b, empty = 0b%0b, almostfull = 0b%0b, almostempty = 0b%0b",
49        super.convert2string(), rst_n, data_in, wr_en, rd_en, data_out, wr_ack, overflow,
50        underflow, full, empty, almostfull, almostempty);
51    endfunction : convert2string
52
53    function string convert2string_stimulus();
54        return $sformatf(" rst_n = 0b%0b, data_in = 0b%0b, wr_en = 0b%0b, rd_en = 0b%0b",
55        rst_n, data_in, wr_en, rd_en, );
56    endfunction : convert2string_stimulus
57
58    endclass : FIFO_seq_item
59    endpackage : FIFO_sequence_item_pkg
60
```

Sequencer code snippet:

```
1 package FIFO_sequencer_pkg;
2 import FIFO_sequence_item_pkg::*;
3 import uvm_pkg::*;
4 `include "uvm_macros.svh";
5
6 class FIFO_sequencer extends uvm_sequencer #(FIFO_seq_item);
7     `uvm_component_utils(FIFO_sequencer)
8
9     function new(string name = "FIFO_sequencer", uvm_component parent = null);
10        super.new(name, parent);
11    endfunction
12    endclass : FIFO_sequencer
13
14    endpackage : FIFO_sequencer_pkg
15
```

Reset Sequence code snippet:

```
1 package FIFO_reset_seq_pkg;
2 import FIFO_sequence_item_pkg::*;
3 import uvm_pkg::*;
4 `include "uvm_macros.svh";
5
6 class FIFO_reset_seq extends uvm_sequence #(FIFO_seq_item);
7     `uvm_object_utils(FIFO_reset_seq)
8     FIFO_seq_item seq_item;
9
10    function new(string name = "FIFO_reset_seq");
11        super.new(name);
12    endfunction
13
14    task body();
15        seq_item = FIFO_seq_item::type_id::create("seq_item");
16        start_item(seq_item);
17        seq_item.rst_n = 0;
18        seq_item.data_in = 0;
19        seq_item.wr_en = 0;
20        seq_item.rd_en = 0;
21        finish_item(seq_item);
22    endtask : body
23 endclass : FIFO_reset_seq
24
25 endpackage : FIFO_reset_seq_pkg
26
```

Write only sequence code snippet:

```
1 package FIFO_write_only_seq_pkg;
2 import FIFO_sequence_item_pkg::*;
3 import uvm_pkg::*;
4 `include "uvm_macros.svh";
5
6 class FIFO_write_only_seq extends uvm_sequence #(FIFO_seq_item);
7     `uvm_object_utils(FIFO_write_only_seq)
8     FIFO_seq_item seq_item;
9
10    function new(string name = "FIFO_write_only_seq");
11        super.new(name);
12    endfunction
13
14    task body();
15        repeat (10_000) begin
16            seq_item = FIFO_seq_item::type_id::create("seq_item");
17            start_item(seq_item);
18            seq_item.rst_n = 1;
19            seq_item.wr_en = 1;
20            seq_item.rd_en = 0;
21            seq_item.randomize(data_in);
22            finish_item(seq_item);
23        end
24    endtask : body
25 endclass : FIFO_write_only_seq
26
27 endpackage : FIFO_write_only_seq_pkg
28
```

Read only sequence code snippet:

```
1  package FIFO_read_only_seq_pkg;
2      import FIFO_sequence_item_pkg::*;
3      import uvm_pkg::*;
4      `include "uvm_macros.svh";
5
6      class FIFO_read_only_seq extends uvm_sequence #(FIFO_seq_item);
7          `uvm_object_utils(FIFO_read_only_seq)
8          FIFO_seq_item seq_item;
9
10         function new(string name = "FIFO_read_only_seq");
11             super.new(name);
12         endfunction
13
14         task body();
15             repeat (10_000) begin
16                 seq_item = FIFO_seq_item::type_id::create("seq_item");
17                 start_item(seq_item);
18                 seq_item.rst_n = 1;
19                 seq_item.wr_en = 0;
20                 seq_item.rd_en = 1;
21                 seq_item.randomize(data_in);
22                 finish_item(seq_item);
23             end
24         endtask : body
25     endclass : FIFO_read_only_seq
26
27 endpackage : FIFO_read_only_seq_pkg
```

Write & Read sequence code snippet:

```
1  package FIFO_write_read_seq_pkg;
2      import FIFO_sequence_item_pkg::*;
3      import uvm_pkg::*;
4      `include "uvm_macros.svh";
5
6      class FIFO_write_read_seq extends uvm_sequence #(FIFO_seq_item);
7          `uvm_object_utils(FIFO_write_read_seq)
8          FIFO_seq_item seq_item;
9
10         function new(string name = "FIFO_write_read_seq");
11             super.new(name);
12         endfunction
13
14         task body();
15             repeat (10_000) begin
16                 seq_item = FIFO_seq_item::type_id::create("seq_item");
17                 start_item(seq_item);
18                 seq_item.randomize();
19                 finish_item(seq_item);
20             end
21         endtask : body
22     endclass : FIFO_write_read_seq
23
24 endpackage : FIFO_write_read_seq_pkg
```

Write & Read with empty sequence code snippet:

```
1 package FIFO_write_read_empty_seq_pkg;
2   import FIFO_sequence_item_pkg::*;
3   import uvm_pkg::*;
4   `include "uvm_macros.svh";
5
6   class FIFO_write_read_empty_seq extends uvm_sequence #(FIFO_seq_item);
7     `uvm_object_utils(FIFO_write_read_empty_seq)
8     FIFO_seq_item seq_item;
9
10    function new(string name = "FIFO_write_read_empty_seq");
11      super.new(name);
12    endfunction
13
14    task body();
15      seq_item = FIFO_seq_item::type_id::create("seq_item");
16      start_item(seq_item);
17      // Write until FIFO is full
18      for (int i = 0; i < seq_item.FIFO_DEPTH; i++) begin
19        seq_item.rst_n = 1;
20        seq_item.wr_en = 1;
21        seq_item.rd_en = 0;
22        seq_item.randomize(data_in);
23      end
24
25      // Read until FIFO is empty
26      for (int i = 0; i < seq_item.FIFO_DEPTH; i++) begin
27        seq_item.rst_n = 1;
28        seq_item.wr_en = 0;
29        seq_item.rd_en = 1;
30      end
31      seq_item.rst_n = 1;
32      seq_item.wr_en = 1;
33      seq_item.rd_en = 1;
34      finish_item(seq_item);
35    endtask : body
36  endclass : FIFO_write_read_empty_seq
37
38 endpackage : FIFO_write_read_empty_seq_pkg
```

Configuration object code snippet:

```
1 package FIFO_config_pkg;
2   import uvm_pkg::*;
3   `include "uvm_macros.svh";
4
5   class FIFO_config extends uvm_object;
6     `uvm_object_utils(FIFO_config);
7
8     virtual FIFO_if FIFO_config_vif;
9
10    function new(string name = "FIFO_config");
11      super.new(name);
12    endfunction
13
14  endclass : FIFO_config
15 endpackage
```


Scoreboard code snippets:

```
1 package FIFO_scoreboard_pkg;
2 import FIFO_sequence_item_pkg::*;
3 import uvm_pkg::*;
4 import FIFO_shared_pkg::*;
5 `include "uvm_macros.svh";
6
7 class FIFO_scoreboard extends uvm_scoreboard;
8   `uvm_component_utils(FIFO_scoreboard)
9   // Parameters
10   localparam FIFO_WIDTH = 16;
11   localparam FIFO_DEPTH = 8;
12
13   FIFO_seq_item seq_item_sb;
14   uvm_analysis_export #(FIFO_seq_item) sb_export;
15   uvm_tlm_analysis_fifo #(FIFO_seq_item) sb_fifo;
16
17   Logic [FIFO_WIDTH-1:0] fifo_ref [0];
18   integer fifo_count = 0;
19   Logic [FIFO_WIDTH-1:0] data_out_ref;
20
21   function new(string name = "FIFO_scoreboard", uvm_component parent = null);
22     super.new(name, parent);
23   endfunction
24
25   function void build_phase(uvm_phase phase);
26     super.build_phase(phase);
27     sb_export = new("sb_export", this);
28     sb_fifo = new("sb_fifo", this);
29   endfunction
30
31   function void connect_phase(uvm_phase phase);
32     super.connect_phase(phase);
33     sb_export.connect(sb_fifo.analysis_export);
34   endfunction
35
36   task run_phase(uvm_phase phase);
37     super.run_phase(phase);
38     forever begin
39       sb_fifo.get(seq_item_sb);
40       reference_model(seq_item_sb);
41       #2;
42       if (seq_item_sb.data_out != data_out_ref) begin
43         `uvm_error("run_phase", $sformatf("Comparison failed, received by DUT %s, received by TEST %s",
44           seq_item_sb.convert2string_stimulus(), data_out_ref));
45         error_count ++;
46       end else begin
47         `uvm_info("run_phase", $sformatf("Correct Transaction received, Output is: %s",
48           seq_item_sb.convert2string()), UVM_HIGH);
49         correct_count ++;
50       end
51     end
52   endtask : run_phase
53
```

```
54
55   function void reference_model(input FIFO_seq_item F_txn);
56     if (F_txn.rst_n) begin
57       fifo_ref <= {};
58       fifo_count = 0;
59     end
60     else begin
61       if (F_txn.wr_en && fifo_count < F_txn.FIFO_DEPTH) begin
62         fifo_ref.push_back(F_txn.data_in);
63         fifo_count <= fifo_ref.size();
64       end
65
66       if (F_txn.rd_en && fifo_count != 0) begin
67         data_out_ref <= fifo_ref.pop_front();
68         fifo_count <= fifo_ref.size();
69       end
70     end
71   endfunction
72
73   function void report_phase(uvm_phase phase);
74     super.report_phase(phase);
75     `uvm_info("report_phase", $sformatf("total successful operations %0d", correct_count), UVM_MEDIUM);
76     `uvm_info("report_phase", $sformatf("total errors operations %0d", error_count), UVM_MEDIUM);
77   endfunction
78 endclass : FIFO_scoreboard
79
80 endpackage : FIFO_scoreboard_pkg
```

Coverage code snippets:

```
1 package FIFO_coverage_pkg;
2   import FIFO_shared_pkg::*;
3   import uvm_pkg::*;
4   `include "uvm_macros.svh";
5   import FIFO_sequence_item_pkg::*;
6
7   class FIFO_coverage extends uvm_component;
8     `uvm_component_utils(FIFO_coverage)
9     uvm_analysis_export #(FIFO_seq_item) cov_export;
10    uvm_tlm_analysis_fifo #(FIFO_seq_item) cov_fifo;
11    FIFO_seq_item seq_item_cov;
12
13    // Covergroup
14    covergroup cg;
15      // Coverpoints
16      wr_en_cp: coverpoint seq_item_cov.wr_en;
17      rd_en_cp: coverpoint seq_item_cov.rd_en;
18      wr_ack_cp: coverpoint seq_item_cov.wr_ack;
19      overflow_cp: coverpoint seq_item_cov.overflow;
20      underflow_cp: coverpoint seq_item_cov.underflow;
21      full_cp: coverpoint seq_item_cov.full;
22      almostfull_cp: coverpoint seq_item_cov.almostfull;
23      empty_cp: coverpoint seq_item_cov.empty;
24      almostempty_cp: coverpoint seq_item_cov.almostempty;
25
26      // Crosses
27      WRITE_READ_WR_ACK_CROSS: cross wr_en_cp, rd_en_cp, wr_ack_cp {
28        ignore_bins WRITE0_READ1_WR_ACK1 = binsof(wr_en_cp)intersect(0) && binsof(rd_en_cp)intersect(1) && binsof(wr_ack_cp)intersect(1);
29        ignore_bins WRITE0_READ0_WR_ACK1 = binsof(wr_en_cp)intersect(0) && binsof(rd_en_cp)intersect(0) && binsof(wr_ack_cp)intersect(1);
30      }
31      WRITE_READ_OVERFLOW_CROSS: cross wr_en_cp, rd_en_cp, overflow_cp {
32        ignore_bins WRITE0_READ1_OVERFLOW1 = binsof(wr_en_cp)intersect(0) && binsof(rd_en_cp)intersect(1) && binsof(overflow_cp)intersect(1);
33        ignore_bins WRITE0_READ0_OVERFLOW1 = binsof(wr_en_cp)intersect(0) && binsof(rd_en_cp)intersect(0) && binsof(overflow_cp)intersect(1);
34      }
35      WRITE_READ_UNDERFLOW_CROSS: cross wr_en_cp, rd_en_cp, underflow_cp {
36        ignore_bins WRITE1_READ0_UNDERFLOW1 = binsof(wr_en_cp)intersect(1) && binsof(rd_en_cp)intersect(0) && binsof(underflow_cp)intersect(1);
37        ignore_bins WRITE0_READ0_UNDERFLOW1 = binsof(wr_en_cp)intersect(0) && binsof(rd_en_cp)intersect(0) && binsof(underflow_cp)intersect(1);
38        ignore_bins WRITE1_READ1_UNDERFLOW1 = binsof(wr_en_cp)intersect(1) && binsof(rd_en_cp)intersect(1) && binsof(underflow_cp)intersect(1);
39      }
40      WRITE_READ_FULL_CROSS: cross wr_en_cp, rd_en_cp, full_cp {
41        ignore_bins WRITE1_READ1_FULL1 = binsof(wr_en_cp)intersect(1) && binsof(rd_en_cp)intersect(1) && binsof(full_cp)intersect(1);
42        ignore_bins WRITE0_READ1_FULL1 = binsof(wr_en_cp)intersect(0) && binsof(rd_en_cp)intersect(1) && binsof(full_cp)intersect(1);
43      }
44      WRITE_READ_EMPTY_CROSS: cross wr_en_cp, rd_en_cp, empty_cp {
45        ignore_bins WRITE1_READ1_EMPTY1 = binsof(wr_en_cp)intersect(1) && binsof(rd_en_cp)intersect(1) && binsof(empty_cp)intersect(1);
46        ignore_bins WRITE0_READ1_EMPTY1 = binsof(wr_en_cp)intersect(0) && binsof(rd_en_cp)intersect(1) && binsof(empty_cp)intersect(1);
47      }
48      WRITE_READ_ALMOST_FULL_CROSS: cross wr_en_cp, rd_en_cp, almostfull_cp;
49      WRITE_READ_ALMOST_EMPTY_CROSS: cross wr_en_cp, rd_en_cp, almostempty_cp {
50        ignore_bins WRITE0_READ0_ALMOSTEMPTY1 = binsof(wr_en_cp)intersect(0) && binsof(rd_en_cp)intersect(0) && binsof(almostempty_cp)intersect(1);
51        ignore_bins WRITE1_READ1_ALMOSTEMPTY1 = binsof(wr_en_cp)intersect(1) && binsof(rd_en_cp)intersect(1) && binsof(almostempty_cp)intersect(1);
52      }
53    endgroup : cg
```

```
55   function new(string name = "FIFO_coverage", uvm_component parent = null);
56     super.new(name, parent);
57     cg = new();
58   endfunction
59
60   function void build_phase(uvm_phase phase);
61     super.build_phase(phase);
62     cov_export = new("cov_export", this);
63     cov_fifo = new("cov_fifo", this);
64   endfunction
65
66   function void connect_phase(uvm_phase phase);
67     super.connect_phase(phase);
68     cov_export.connect(cov_fifo.analysis_export);
69   endfunction
70
71   task run_phase(uvm_phase phase);
72     super.run_phase(phase);
73     forever begin
74       cov_fifo.get(seq_item_cov);
75       cg.sample();
76     end
77   endtask : run_phase
78 endclass : FIFO_coverage
79 endpackage : FIFO_coverage_pkg
```

Test code snippets:

```
1 package FIFO_test_pkg;
2 import uvm_pkg::*;
3 import FIFO_env_pkg::*;
4 import FIFO_config_pkg::*;
5 import FIFO_read_only_seq_pkg::*;
6 import FIFO_write_read_seq_pkg::*;
7 import FIFO_write_only_seq_pkg::*;
8 import FIFO_reset_seq_pkg::*;
9 import FIFO_write_read_empty_seq_pkg::*;
10 include "uvm_macros.svh";
11
12 class FIFO_test extends uvm_test;
13     `uvm_component_utils(FIFO_test)
14
15     FIFO_env FIFO_env_comp;
16     virtual FIFO_if FIFO_test_vif;
17     FIFO_config FIFO_config_obj_test;
18     FIFO_read_only_seq read_seq;
19     FIFO_write_read_seq write_read_seq;
20     FIFO_write_only_seq write_seq;
21     FIFO_reset_seq reset_seq;
22     FIFO_write_read_empty_seq write_read_empty_seq;
23
24     function new(string name = "FIFO_test", uvm_component parent = null);
25         super.new(name, parent);
26     endfunction
27
28     function void build_phase(uvm_phase phase);
29         super.build_phase(phase);
30         FIFO_env_comp = FIFO_env::type_id::create("FIFO_env_comp", this);
31         FIFO_config_obj_test = FIFO_config::type_id::create("FIFO_config_obj_test");
32         read_seq = FIFO_read_only_seq::type_id::create("read_seq");
33         reset_seq = FIFO_reset_seq::type_id::create("reset_seq");
34         write_seq = FIFO_write_only_seq::type_id::create("write_seq");
35         write_read_seq = FIFO_write_read_seq::type_id::create("write_read_seq");
36         write_read_empty_seq = FIFO_write_read_empty_seq::type_id::create("write_read_empty_seq");
37
38         if (!uvm_config_db#(virtual FIFO_if)::get(this, "", "FIFO_IF", FIFO_config_obj_test.FIFO_config_vif)) begin
39             `uvm_fatal("build_phase", "Test - unable to get the virtual interface");
40         end
41         uvm_config_db#(FIFO_config)::set(this, "*", "FIFO_CFG", FIFO_config_obj_test);
42     endfunction
43
44     task run_phase(uvm_phase phase);
45         super.run_phase(phase);
46         phase.raise_objection(this);
47
48         `uvm_info("run_phase", "Reset sequence asserted", UVM_LOW)
49         reset_seq.start(FIFO_env_comp.agt.sqr);
50
51         `uvm_info("run_phase", "Write operation started", UVM_LOW)
52         write_seq.start(FIFO_env_comp.agt.sqr);
53
54         `uvm_info("run_phase", "Read operation started", UVM_LOW)
55         read_seq.start(FIFO_env_comp.agt.sqr);
56
57         `uvm_info("run_phase", "Write & Read operations together with empty started", UVM_LOW)
58         write_read_empty_seq.start(FIFO_env_comp.agt.sqr);
59
60         `uvm_info("run_phase", "Write & Read operations together started", UVM_LOW)
61         write_read_seq.start(FIFO_env_comp.agt.sqr);
62
63         phase.drop_objection(this);
64     endtask : run_phase
65
66 endclass : FIFO_test
67
68 endpackage
```

DO File:

```
1 vlib work
2 vlog -f FIFO.list +cover -covercells
3 vsim -voptargs=+acc work.FIFO_top -cover -sv_seed -l sim.FIFO_log
4 add wave /FIFO_top/FIFO_IF/*
5 coverage save FIFO.ucdb -onexit
6 run -all
7 quit -sim
8 vcover report FIFO.ucdb -details -annotate -all -output coverage_FIFO_rpt.txt
```

List of files:

```
1 FIFO.sv
2 FIFO_SVA.sv
3 FIFO_if.sv
4 FIFO_shared_pkg.sv
5 FIFO_config_pkg.sv
6 FIFO_sequence_item_pkg.sv
7 FIFO_sequencer_pkg.sv
8 FIFO_reset_seq_pkg.sv
9 FIFO_write_only_seq_pkg.sv
10 FIFO_read_only_seq_pkg.sv
11 FIFO_write_read_empty_seq_pkg.sv
12 FIFO_write_read_seq_pkg.sv
13 FIFO_driver_pkg.sv
14 FIFO_monitor_pkg.sv
15 FIFO_agent_pkg.sv
16 FIFO_scoreboard_pkg.sv
17 FIFO_coverage_pkg.sv
18 FIFO_env_pkg.sv
19 FIFO_test_pkg.sv
20 FIFO_top.sv
```

Transcript snippet:

```
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM] questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test FIFO_test...
# UVM_INFO FIFO_test_pkg.sv(48) @ 0: uvm_test_top [run_phase] Reset sequence asserted
# UVM_INFO FIFO_test_pkg.sv(51) @ 2: uvm_test_top [run_phase] Write operation started
# UVM_INFO FIFO_test_pkg.sv(54) @ 20002: uvm_test_top [run_phase] Read operation started
# UVM_INFO FIFO_test_pkg.sv(57) @ 40002: uvm_test_top [run_phase] Write & Read operations together started
# UVM_INFO FIFO_test_pkg.sv(60) @ 40004: uvm_test_top [run_phase] Write & Read operations together with empty started
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 60004: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO FIFO_scoreboard_pkg.sv(74) @ 60004: uvm_test_top.FIFO_env_comp.sb [report_phase] total successful operations 30001
# UVM_INFO FIFO_scoreboard_pkg.sv(75) @ 60004: uvm_test_top.FIFO_env_comp.sb [report_phase] total errors operations 0
#
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM_INFO : 11
# UVM_WARNING : 0
# UVM_ERROR : 0
# UVM_FATAL : 0
# ** Report counts by id
# [Questa UVM] 2
# [RNTST] 1
# [TEST_DONE] 1
# [report_phase] 2
# [run_phase] 5
# ** Note: $finish : E:/DIGITAL/Programs/QuestaSim/win64/./verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
# Time: 60004 ns Iteration: 61 Instance: /FIFO_top
```

Code coverage:

Branch coverage:

```
Branch Coverage:
Enabled Coverage      Bins      Hits      Misses      Coverage
-----
Branches              10         10         0      100.00%
```

=====Branch Details=====

Branch Coverage for instance /FIFO_top/DUT/SVA

Line	Item	Count	Source
File FIFO_SVA.sv			
-----IF Branch-----			
5		9764	Count coming in to IF
5	1	959	if(!FIFO_IF.rst_n)
		8805	All False Count
Branch totals: 2 hits of 2 branches = 100.00%			
-----IF Branch-----			
11		6432	Count coming in to IF
11	1	823	if((FIFO_IF.rst_n)&&(FIFO.count == FIFO_IF.FIFO_DEPTH))
		5609	All False Count
Branch totals: 2 hits of 2 branches = 100.00%			
-----IF Branch-----			
17		6432	Count coming in to IF
17	1	577	if((FIFO_IF.rst_n)&&(FIFO.count == 0))
		5855	All False Count
Branch totals: 2 hits of 2 branches = 100.00%			
-----IF Branch-----			
23		6432	Count coming in to IF
23	1	1056	if((FIFO_IF.rst_n)&&(FIFO.count == FIFO_IF.FIFO_DEPTH-1))
		5376	All False Count
Branch totals: 2 hits of 2 branches = 100.00%			
-----IF Branch-----			
29		6432	Count coming in to IF
29	1	641	if((FIFO_IF.rst_n)&&(FIFO.count == 1))
		5791	All False Count
Branch totals: 2 hits of 2 branches = 100.00%			

Branches - by instance (/FIFO_top/DUT)

Branch

```
FIFO.sv
0 if (!FIFO_IF.rst_n) begin
14 else if (FIFO_IF.wr_en && count < FIFO_IF.FIFO_DEPTH) begin
20 else begin
22 if (FIFO_IF.full & FIFO_IF.wr_en)
24 else
30 if (!FIFO_IF.rst_n) begin
35 else if (FIFO_IF.rd_en && count != 0) begin
41 else begin
42 if (FIFO_IF.empty & FIFO_IF.rd_en)
44 else
50 if (!FIFO_IF.rst_n) begin
53 else begin
54 if ( ((FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'b10) && !FIFO_IF.full)
56 else if ( ((FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'b01) && !FIFO_IF.empty)
59 else if ( ((FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'b11) && FIFO_IF.empty)
62 else if ( ((FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'b11) && FIFO_IF.full)
67 assign FIFO_IF.full = (count == FIFO_IF.FIFO_DEPTH)? 1 : 0;
68 assign FIFO_IF.empty = (count == 0)? 1 : 0;
69 assign FIFO_IF.almostfull = (count == FIFO_IF.FIFO_DEPTH-1)? 1 : 0; // Bug detected: FIFO_IF.FIFO_DEPTH-2 --> FIFO_IF.FIFO_DEPTH-1
70 assign FIFO_IF.almostempty = (count == 1)? 1 : 0;
FIFO_top.sv
```

Statement coverage:

```
Statement Coverage:
-----
Enabled Coverage   Bins   Miss   PASSES   Coverage
-----
Statements         29     29      0    100.00%
```

=====Statement Details=====

Statement Coverage for instance //FIFO_top/DUT --

Line	Item	Count	Source
File FIFO.sv			
1			module FIFO (FIFO_if.DUT FIFO_if);
2			
3			reg [FIFO_if.max_fifo_addr-1:0] wr_ptr, rd_ptr;
4			reg [FIFO_if.max_fifo_addr-1:0] count;
5			reg [FIFO_if.FIFO_WIDTH-1:0] mem [FIFO_if.FIFO_DEPTH-1:0];
6	1	30486	always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
7			if (!FIFO_if.rst_n) begin
8	1	1003	wr_ptr <= 0;
9			// Bug detected: Reset signals FIFO_if.overflow & FIFO_if.wr_ack
10	1	1003	FIFO_if.overflow <= 0;
11	1	1003	FIFO_if.wr_ack <= 0;
12			end
13			else if (FIFO_if.wr_en && count < FIFO_if.FIFO_DEPTH) begin
14	1	5070	mem[wr_ptr] <= FIFO_if.data_in;
15	1	5070	FIFO_if.wr_ack <= 1;
16	1	5070	wr_ptr <= wr_ptr + 1;
17	1	5070	FIFO_if.overflow <= 0; // Successful write operation, overflow can't be high
18			end
19			else begin
20			FIFO_if.wr_ack <= 0;
21	1	24413	if (FIFO_if.full & FIFO_if.wr_en)
22			FIFO_if.overflow <= 1;
23	1	11611	else
24			FIFO_if.overflow <= 0;
25	1	12002	end
26			end
27			always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
28	1	30486	if (!FIFO_if.rst_n) begin
29			rd_ptr <= 0;
30	1	1003	// Bug detected: Reset signals FIFO_if.underflow
31	1	1003	FIFO_if.underflow <= 0;
32			end
33			else if (FIFO_if.rd_en && count != 0) begin
34	1	2687	FIFO_if.data_out <= mem[rd_ptr];
35	1	2687	rd_ptr <= rd_ptr + 1;
36	1	2687	FIFO_if.underflow <= 0; // Successful read operation, underflow can't be high
37			end
38			// Handled FIFO_if.underflow behaviour when turned from combinational to sequential
39			else begin
40			if (FIFO_if.empty & FIFO_if.rd_en)
41	1	10217	FIFO_if.underflow <= 1;
42			else
43	1	16659	FIFO_if.underflow <= 0;
44			end
45			end
46			always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
47	1	9306	if (!FIFO_if.rst_n) begin
48			count <= 0;
49	1	992	end
50			else begin
51			if (((FIFO_if.wr_en, FIFO_if.rd_en) == 2'b10) && !FIFO_if.full)
52	1	3563	count <= count + 1;
53			else if (((FIFO_if.wr_en, FIFO_if.rd_en) == 2'b01) && !FIFO_if.empty)
54	1	762	count <= count - 1;
55			// Bug detected: Unhandled case, If a read and write enables were high and the FIFO was FIFO_if.empty, only writing will take place.
56	1	165	else if (((FIFO_if.wr_en, FIFO_if.rd_en) == 2'b11) && FIFO_if.empty)
57			count <= count + 1;
58			// Bug detected: Unhandled cases, If a read and write enables were high and the FIFO was FIFO_if.full, only reading will take place.
59	1	483	else if (((FIFO_if.wr_en, FIFO_if.rd_en) == 2'b11) && FIFO_if.full)
60			count <= count - 1;
61			end
62			end
63			assign FIFO_if.full = (count == FIFO_if.FIFO_DEPTH)? 1 : 0;
64	1	5464	assign FIFO_if.empty = (count == 0)? 1 : 0;
65	1	5464	assign FIFO_if.almostfull = (count == FIFO_if.FIFO_DEPTH-1)? 1 : 0; // Bug detected: FIFO_if.FIFO_DEPTH-2 --> FIFO_if.FIFO_DEPTH-1
66	1	5464	assign FIFO_if.almostempty = (count == 1)? 1 : 0;
67			
68			
69			
70			

Statements - by instance (FIFO_top/DUT)

```
FIFO.sv
7 always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
8   wr_ptr <= 0;
9
10  FIFO_if.overflow <= 0;
11  FIFO_if.wr_ack <= 0;
12  mem[wr_ptr] <= FIFO_if.data_in;
13  FIFO_if.wr_ack <= 1;
14  wr_ptr <= wr_ptr + 1;
15  FIFO_if.overflow <= 0; // Successful write operation, overflow can't be high
16  FIFO_if.wr_ack <= 0;
17  FIFO_if.overflow <= 1;
18  FIFO_if.overflow <= 0;
19  FIFO_if.overflow <= 1;
20  FIFO_if.overflow <= 0;
21  always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
22  rd_ptr <= 0;
23  FIFO_if.underflow <= 0;
24  FIFO_if.data_out <= mem[rd_ptr];
25  rd_ptr <= rd_ptr + 1;
26  FIFO_if.underflow <= 0; // Successful read operation, underflow can't be high
27  FIFO_if.underflow <= 1;
28  FIFO_if.underflow <= 0;
29  always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
30  count <= 0;
31  count <= count + 1;
32  count <= count - 1;
33  count <= count + 1;
34  count <= count - 1;
35  assign FIFO_if.full = (count == FIFO_if.FIFO_DEPTH)? 1 : 0;
36  assign FIFO_if.empty = (count == 0)? 1 : 0;
37  assign FIFO_if.almostfull = (count == FIFO_if.FIFO_DEPTH-1)? 1 : 0; // Bug detected: FIFO_if.FIFO_DEPTH-2 --> FIFO_if.FIFO_DEPTH-1
38  assign FIFO_if.almostempty = (count == 1)? 1 : 0;
39  end
40 end
41
42 FIFO_top.sv
```


Toggle coverage:

Toggle Coverage:				
Enabled Coverage	Bins	Hits	Misses	Coverage

Toggles	86	86	0	100.00%
=====Toggle Details=====				
Toggle Coverage for instance /FIFO_top/FIFO_IF --				
	Node	1H->0L	0L->1H	"Coverage"

	almostempty	1	1	100.00
	almostfull	1	1	100.00
	clk	1	1	100.00
	data_in[15-0]	1	1	100.00
	data_out[15-0]	1	1	100.00
	empty	1	1	100.00
	full	1	1	100.00
	overflow	1	1	100.00
	rd_en	1	1	100.00
	rst_n	1	1	100.00
	underflow	1	1	100.00
	wr_ack	1	1	100.00
	wr_en	1	1	100.00
Total Node Count	=	43		
Toggled Node Count	=	43		
Untoggled Node Count	=	0		
Toggle Coverage	=	100.00%	(86 of 86 bins)	

Toggles - by instance (/FIFO_top/FIFO_IF)



Functional coverage:

[illegible]

```

bin auto[0],auto[1],auto[0] 10000 1 - Covered
bin auto[0],auto[0],auto[0] 2069 1 - Covered
Illegal and Ignore Bins:
ignore_bin WRITE_READ_OVERFLOW 0 - ZERO
ignore_bin WRITE_READ_OVERFLOW 0 - ZERO
Cross WRITE_READ_UNDERFLOW_CROSS 100.00% 100 - Covered
covered/total bins: 1 0
missing/total bins: 0 0
% Hit: 100.00% 100 -

Auto, Default and User Defined Bins:
bin auto[0],auto[1],auto[0] 10001 1 - Covered
bin auto[0],auto[1],auto[0] 1001 1 - Covered
bin auto[0],auto[0],auto[0] 828 1 - Covered
bin auto[0],auto[0],auto[0] 1000 1 - Covered
bin auto[0],auto[0],auto[0] 2069 1 - Covered
Illegal and Ignore Bins:
ignore_bin WRITE_READ_OVERFLOW 169 - Occurred
ignore_bin WRITE_READ_OVERFLOW 0 - ZERO
ignore_bin WRITE_READ_OVERFLOW 0 - ZERO
Cross WRITE_READ_FULL_CROSS 100.00% 100 - Covered
covered/total bins: 0 0
missing/total bins: 0 0
% Hit: 100.00% 100 -

Auto, Default and User Defined Bins:
bin auto[0],auto[1],auto[0] 2007 1 - Covered
bin auto[0],auto[1],auto[0] 10000 1 - Covered
bin auto[0],auto[0],auto[1] 10001 1 - Covered
bin auto[0],auto[0],auto[0] 2000 1 - Covered
bin auto[0],auto[0],auto[1] 407 1 - Covered
bin auto[0],auto[0],auto[0] 1502 1 - Covered
Illegal and Ignore Bins:
ignore_bin WRITE_READ_FULL 0 - ZERO
ignore_bin WRITE_READ_FULL 0 - ZERO
Cross WRITE_READ_EMPTY_CROSS 100.00% 100 - Covered
covered/total bins: 0 0
missing/total bins: 0 0
% Hit: 100.00% 100 -

Auto, Default and User Defined Bins:
bin auto[0],auto[1],auto[1] 10191 1 - Covered
bin auto[0],auto[0],auto[1] 206 1 - Covered
bin auto[0],auto[1],auto[0] 10000 1 - Covered
bin auto[0],auto[0],auto[1] 14401 1 - Covered
bin auto[0],auto[1],auto[0] 680 1 - Covered
bin auto[0],auto[0],auto[0] 1000 1 - Covered
Illegal and Ignore Bins:
ignore_bin WRITE_READ_EMPTY 205 - Occurred
ignore_bin WRITE_READ_EMPTY 107 - Occurred
Cross WRITE_READ_ALMOST_FULL_CROSS 100.00% 100 - Covered
covered/total bins: 0 0
missing/total bins: 0 0
% Hit: 100.00% 100 -

















Auto, Default and User Defined Bins:
bin auto[0],auto[1],auto[1] 820 1 - Covered
bin auto[0],auto[1],auto[1] 203 1 - Covered
bin auto[0],auto[1],auto[1] 370 1 - Covered
bin auto[0],auto[0],auto[1] 350 1 - Covered
bin auto[0],auto[1],auto[1] 1277 1 - Covered
bin auto[0],auto[1],auto[0] 10077 1 - Covered
bin auto[0],auto[1],auto[0] 14500 1 - Covered
bin auto[0],auto[0],auto[0] 1713 1 - Covered
Cross WRITE_READ_ALMOST_EMPTY_CROSS 100.00% 100 - Covered
covered/total bins: 0 0
missing/total bins: 0 0
% Hit: 100.00% 100 -

Auto, Default and User Defined Bins:
bin auto[0],auto[1],auto[1] 78 1 - Covered
bin auto[0],auto[1],auto[0] 1720 1 - Covered
bin auto[0],auto[1],auto[0] 10000 1 - Covered
bin auto[0],auto[0],auto[1] 390 1 - Covered
bin auto[0],auto[0],auto[0] 14550 1 - Covered
bin auto[0],auto[0],auto[0] 1007 1 - Covered
Illegal and Ignore Bins:
ignore_bin WRITE_READ_ALMOSTEMPTY 369 - Occurred
ignore_bin WRITE_READ_ALMOSTEMPTY 202 - Occurred

```


Assertions coverage (Sequential Domain):

Assertion Coverage:		14	14	0	100.00%
Assertions					
Name	File(Line)	Failure Count	Pass Count		
/FIFO_top/DUT/SVA/reset_1_assertion	FIFO_SVA.sv(6)	0	1		
/FIFO_top/DUT/SVA/full_assertion	FIFO_SVA.sv(12)	0	1		
/FIFO_top/DUT/SVA/empty_assertion	FIFO_SVA.sv(18)	0	1		
/FIFO_top/DUT/SVA/almostfull_assertion	FIFO_SVA.sv(24)	0	1		
/FIFO_top/DUT/SVA/almostempty_assertion	FIFO_SVA.sv(30)	0	1		
/FIFO_top/DUT/SVA/reset_2_assertion	FIFO_SVA.sv(80)	0	1		
/FIFO_top/DUT/SVA/write_assertion	FIFO_SVA.sv(83)	0	1		
/FIFO_top/DUT/SVA/overflow_assertion	FIFO_SVA.sv(86)	0	1		
/FIFO_top/DUT/SVA/read_assertion	FIFO_SVA.sv(89)	0	1		
/FIFO_top/DUT/SVA/underflow_assertion	FIFO_SVA.sv(92)	0	1		
/FIFO_top/DUT/SVA/write_not_full_assertion	FIFO_SVA.sv(95)	0	1		
/FIFO_top/DUT/SVA/read_not_empty_assertion	FIFO_SVA.sv(98)	0	1		
/FIFO_top/DUT/SVA/read_write_empty_assertion	FIFO_SVA.sv(101)	0	1		
/FIFO_top/DUT/SVA/read_write_full_assertion	FIFO_SVA.sv(104)	0	1		

Name	Assertion Type	Language	Enable	Failure Count	Pass Count
 /uvm_pkg::uvm_reg_map::do_write/#ublk#215181159#1731/immed_17...	Immediate	SVA	on	0	0
 /uvm_pkg::uvm_reg_map::do_read/#ublk#215181159#1771/immed_17...	Immediate	SVA	on	0	0
 /FIFO_top/DUT/SVA/reset_1_assertion	Immediate	SVA	on	0	1
 /FIFO_top/DUT/SVA/full_assertion	Immediate	SVA	on	0	1
 /FIFO_top/DUT/SVA/empty_assertion	Immediate	SVA	on	0	1
 /FIFO_top/DUT/SVA/almostfull_assertion	Immediate	SVA	on	0	1
 /FIFO_top/DUT/SVA/almostempty_assertion	Immediate	SVA	on	0	1
 /FIFO_top/DUT/SVA/reset_2_assertion	Concurrent	SVA	on	0	1
 /FIFO_top/DUT/SVA/write_assertion	Concurrent	SVA	on	0	1
 /FIFO_top/DUT/SVA/overflow_assertion	Concurrent	SVA	on	0	1
 /FIFO_top/DUT/SVA/read_assertion	Concurrent	SVA	on	0	1
 /FIFO_top/DUT/SVA/underflow_assertion	Concurrent	SVA	on	0	1
 /FIFO_top/DUT/SVA/write_not_full_assertion	Concurrent	SVA	on	0	1
 /FIFO_top/DUT/SVA/read_not_empty_assertion	Concurrent	SVA	on	0	1
 /FIFO_top/DUT/SVA/read_write_empty_assertion	Concurrent	SVA	on	0	1
 /FIFO_top/DUT/SVA/read_write_full_assertion	Concurrent	SVA	on	0	1

Directive coverage:

DIRECTIVE COVERAGE:

Name	Design Unit	Design UnitType	Lang	File(Line)	Hits	Status
/FIFO_top/DUT/SVA/reset_1_cover	FIFO_SVA	Verilog	SVA	FIFO_SVA.sv(7)	979	Covered
/FIFO_top/DUT/SVA/full_cover	FIFO_SVA	Verilog	SVA	FIFO_SVA.sv(13)	960	Covered
/FIFO_top/DUT/SVA/empty_cover	FIFO_SVA	Verilog	SVA	FIFO_SVA.sv(19)	1061	Covered
/FIFO_top/DUT/SVA/almostfull_cover	FIFO_SVA	Verilog	SVA	FIFO_SVA.sv(25)	1140	Covered
/FIFO_top/DUT/SVA/almostempty_cover	FIFO_SVA	Verilog	SVA	FIFO_SVA.sv(31)	705	Covered
/FIFO_top/DUT/SVA/reset_2_cover	FIFO_SVA	Verilog	SVA	FIFO_SVA.sv(81)	519	Covered
/FIFO_top/DUT/SVA/write_cover	FIFO_SVA	Verilog	SVA	FIFO_SVA.sv(84)	4801	Covered
/FIFO_top/DUT/SVA/overflow_cover	FIFO_SVA	Verilog	SVA	FIFO_SVA.sv(87)	11518	Covered
/FIFO_top/DUT/SVA/read_cover	FIFO_SVA	Verilog	SVA	FIFO_SVA.sv(90)	2471	Covered
/FIFO_top/DUT/SVA/underflow_cover	FIFO_SVA	Verilog	SVA	FIFO_SVA.sv(93)	10207	Covered
/FIFO_top/DUT/SVA/write_not_full_cover	FIFO_SVA	Verilog	SVA	FIFO_SVA.sv(96)	3376	Covered
/FIFO_top/DUT/SVA/read_not_empty_cover	FIFO_SVA	Verilog	SVA	FIFO_SVA.sv(99)	747	Covered
/FIFO_top/DUT/SVA/read_write_empty_cover	FIFO_SVA	Verilog	SVA	FIFO_SVA.sv(102)	157	Covered
/FIFO_top/DUT/SVA/read_write_full_cover	FIFO_SVA	Verilog	SVA	FIFO_SVA.sv(105)	456	Covered


TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 14

Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Included
▲ /FIFO_top/DUT/SVA/reset_1_cover	SVA	✓	Off	979	1	Unlimited	1	100%	<div></div>	✓
▲ /FIFO_top/DUT/SVA/full_cover	SVA	✓	Off	960	1	Unlimited	1	100%	<div></div>	✓
▲ /FIFO_top/DUT/SVA/empty_cover	SVA	✓	Off	1061	1	Unlimited	1	100%	<div></div>	✓
▲ /FIFO_top/DUT/SVA/almostfull_cover	SVA	✓	Off	1140	1	Unlimited	1	100%	<div></div>	✓
▲ /FIFO_top/DUT/SVA/almostempty_cover	SVA	✓	Off	705	1	Unlimited	1	100%	<div></div>	✓
▲ /FIFO_top/DUT/SVA/reset_2_cover	SVA	✓	Off	519	1	Unlimited	1	100%	<div></div>	✓
▲ /FIFO_top/DUT/SVA/write_cover	SVA	✓	Off	4801	1	Unlimited	1	100%	<div></div>	✓
▲ /FIFO_top/DUT/SVA/overflow_cover	SVA	✓	Off	11518	1	Unlimited	1	100%	<div></div>	✓
▲ /FIFO_top/DUT/SVA/read_cover	SVA	✓	Off	2471	1	Unlimited	1	100%	<div></div>	✓
▲ /FIFO_top/DUT/SVA/underflow_cover	SVA	✓	Off	10207	1	Unlimited	1	100%	<div></div>	✓
▲ /FIFO_top/DUT/SVA/write_not_full_cover	SVA	✓	Off	3376	1	Unlimited	1	100%	<div></div>	✓
▲ /FIFO_top/DUT/SVA/read_not_empty_cover	SVA	✓	Off	747	1	Unlimited	1	100%	<div></div>	✓
▲ /FIFO_top/DUT/SVA/read_write_empty_cover	SVA	✓	Off	157	1	Unlimited	1	100%	<div></div>	✓
▲ /FIFO_top/DUT/SVA/read_write_full_cover	SVA	✓	Off	456	1	Unlimited	1	100%	<div></div>	✓


QuestaSim simulation waveform & transcript snippets:

Labels snippets:


Label1(When the rst_n is asserted, All flags & internal signals should equal 0):




Label2(When rst_n is deactivated & the FIFO is full of elements (conut=depth), The full flag should be high):




Label3(When rst_n is deactivated & the FIFO has one element left free(conut=depth-1), The almostfull flag should be high):




Label4(When rst_n is deactivated & the FIFO has no element inside (conut=0), The empty flag should be high):




Label5(When rst_n is deactivated & the FIFO has only one element inside (conut=1), The empty flag should be high):



Label6(When rst_n is deactivated, You want to read & the FIFO is not full, The wr_ack flag should be high and wr_ptr should increment):




Label7(When rst_n is deactivated, You want to read & the FIFO is full, The overflow flag should be high):



Label8(When rst_n is deactivated, You want to read & the FIFO is not empty rd_ptr should increment and data_out should equal mem[rd_ptr]):


```
# UVM_INFO FIFO_scoreboard_pkg.sv(47) @ 59778: uvm_test_top.FIFO_env_comp.ab [run_phase] Correct Transaction received, Output is: rst_n = 0b1, data_in = 0b11001101101000, wr_en = 0b0, rd_en = 0b0,
data_out = 0b101000010001000, wr_ack = 0b0, overflow = 0b0, underflow = 0b0, full = 0b0,
empty = 0b0, almostfull = 0b0, almostempty = 0b0
# UVM_INFO FIFO_scoreboard_pkg.sv(47) @ 59780: uvm_test_top.FIFO_env_comp.ab [run_phase] Correct Transaction received, Output is: rst_n = 0b1, data_in = 0b10101011101111, wr_en = 0b1, rd_en = 0b0,
data_out = 0b101000010001000, wr_ack = 0b1, overflow = 0b0, underflow = 0b0, full = 0b0,
empty = 0b0, almostfull = 0b1, almostempty = 0b0
# UVM_INFO FIFO_scoreboard_pkg.sv(47) @ 59782: uvm_test_top.FIFO_env_comp.ab [run_phase] Correct Transaction received, Output is: rst_n = 0b1, data_in = 0b1001110110010011, wr_en = 0b1, rd_en = 0b0,
data_out = 0b101000010001000, wr_ack = 0b1, overflow = 0b0, underflow = 0b0, full = 0b1,
empty = 0b0, almostfull = 0b0, almostempty = 0b0
```

Label9(When rst_n is deactivated, You want to read & the FIFO is empty underflow flag should be high):




Sequences snippets:


Reset & Write only sequences:



Read only sequence:



Write & Read together sequences:



تم بحمد الله

سُورَةُ النَّجْمِ

بِسْمِ اللَّهِ الرَّحْمَنِ الرَّحِيمِ

وَأَن لَّيْسَ لِلْإِنسَانِ إِلَّا مَا سَعَى ﴿٣٩﴾

سُورَةُ التَّوْبَةِ

وَقُلْ أَعْمَلُوا فَسَيَرَى اللَّهُ عَمَلَكُمْ وَرَسُولُهُ وَالْمُؤْمِنُونَ ۖ
وَسَتُرَدُّونَ إِلَىٰ عِلْمِ الْغَيْبِ وَالشَّهَادَةِ فَيُنَبِّئُكُمْ بِمَا كُنْتُمْ
تَعْمَلُونَ ﴿١٠٥﴾