

# UVM Project By: Khaled Ahmed Hamed

Under supervision of Eng. Kareem Waseem



For more details please visit: Github repo

#### **Bug report:**


#### Design has 6 bugs:

- Reset signals overflow, wr\_ack and underflow (data\_out not to be included)
- 2. Unhandled 2 cases:
  - If a read and write enables were high and the FIFO was empty, only writing will take place.
  - If a read and write enables were high and the FIFO was full, only reading will take place.
- 3. underflow is sequential not combinational.
- 4. almostfull flag: FIFO\_DEPTH-2 corrected to FIFO\_DEPTH-1.
- 5. When successful write operation has occured, overflow can't be high.
- 6. When successful read operation has occured, underflow can't be high.

#### Verification plan:

Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
LABEL1	When the rst_n is asserted, All flags & internal signals should equal 0	Randomized less often 95 off & 5% on during the simulation		Immediate assertion to check async rst_n functionality as it is async
LABEL2	When rst_n is deactivated & the FIFO is full of elements (conut=depth), The full flag should be high	Randomized, Write enable to be high with distribution of the value WR_EN_ON_DIST and to be low with 100-WR_EN_ON_DISTduring the simulation		Immediate assertion to check full flag functionality as it is combinational
LABEL3	When rst_n is deactivated & the FIFO has one element left(conut=depth-1), The almostfull flag should be high	Randomized, Write enable to be high with distribution of the value WR_EN_ON_DIST and to be low with 100-WR_EN_ON_DISTduring the simulation	Cross coverage: WRITE_READ_ALMOST_FULL_CROSS, covers write & read enables and almostfull flag	Immediate assertion to check almostfull flag functionality as it is combinational
LABEL4	When rst_n is deactivated & the FIFO has no element inside (conut=0), The empty flag should be high	Randomized, Read enable to be high with distribution of the value RD_EN_ON_DIST and to be low with 100-RD_EN_ON_DIST during the simulation	Cross coverage: WRITE_READ_EMPTY_CROSS, covers write & read enables and empty flag	Immediate assertion to check empty flag functionality as it is combinational
LABEL5	When rst_n is deactivated & the FIFO has only one element inside (conut=1), The empty flag should be high	Randomized, Read enable to be high with distribution of the value RD_EN_ON_DIST and to be low with 100-RD_EN_ON_DIST during the simulation	Cross coverage: WRITE_READ_ALMSOT_EMPTY_CROSS, covers write & read enables and almostempty flag	Immediate assertion to check almostempty flag functionality as it is combinational
LABEL6		Randomized, Write enable to be high with distribution of the value WR_EN_ON_DIST and to be low with 100-WR_EN_ON_DISTduring the simulation	Cross coverage: WRITE_READ_WR_ACK_CROSS, covers write & read enables and wr_ack flag	Concurrent assertion to check wr_ptr & wr_ack flag functionality as they are sequential
LABEL7		Randomized, Write enable to be high with distribution of the value WR_EN_ON_DIST and to be low with 100-WR_EN_ON_DISTduring the simulation		Concurrent assertion to check overflow flag functionality as it is sequential
LABEL8	read & the FIFO is not empty rd_ptr should increment and data_out should equal mem[rd_ptr]	Randomized, Read enable to be high with distribution of the value RD_EN_ON_DIST and to be low with 100-RD_EN_ON_DIST during the simulation		Concurrent assertion to check rd_ptr functionality as it is sequential, data_out checked against refernce model to check functionality
LABEL9		Randomized, Read enable to be high with distribution of the value RD_EN_ON_DIST and to be low with 100-RD EN ON DIST during the	Cross coverage: WRITE_READ_UNDERFLOW_CROSS, covers write & read enables and overflow flaq	Concurrent assertion to check underflow flag functionality as it is sequential

#### **UVM** testbench structure



#### **Testbench flow**

- FIFO\_top module:
  - instantiates the DUT, FIFO\_interface & bind assertions (FIFO\_SVA).
  - 2. Generate the clock.
  - 3. Passes interface (virtual FIFO\_interface) using configuration database (Shared database between components).
  - 4. Runs test.
- FIFO\_test:
  - 1. Build the FIFO env & Sequences.
  - 2. Retrieve the virtual interface from the configuration database by configuration object (Object holds configuration settings and parameters for UVM components).
  - 3. Sets the configuration object into the configuration database.
  - 4. Builds the environment (FIFO env)
  - 5. Starts sequences on the sequencer.
- Sequences:
  - 1. There are 5 sequences: Reset, Write only, Read only, Write Read & write read empty sequences.
  - 2. Core stimulus of any verification plan.
  - 3. Written within task body.
- FIFO\_sequence\_item:
  - 1. Data fields to communicate with DUT (Input & Output signals).
  - 2. Randomizes signals.
  - 3. Constraints blocks are added here to ensure verification plan.
- FIFO\_env:

Builds and connects scoreboard (FIFO\_scoreboard), Coverage collector (FIFO\_coverage), agent (FIFO\_agent) and analysis components (Ports & Exports).

• FIFO\_sequencer:

Generates transactions as class objects and sends it to the driver (FIFO driver) for execution.


#### FIFO\_driver:

- 1. Pulls the next item from the sequencer.
- 2. Drives the sequence item in the run\_phase task using the virtual interface.

#### • FIFO monitor:

Captures signals information from DUT, translates it into sequence items and finally sends it analysis components (Ports & Exports).

- FIFO\_scoreboard:
  - 1. Receives sequence items from the monitor.
  - 2. Runs input signals to the reference model (Task or Module but I have used a task) to compare the DUT output with the expected output to check the functionality of the FIFO.
- FIFO\_coverage:
  - 1. Receives sequence items from the monitor.
  - 2. Contains the covergroups to ensure the verification plan.
  - 3. Samples the data fields for functional coverage.



#### **Design code snippets:**

```
module FIFO (FIFO_if.DUT FIFO_IF);
reg [FIFO_IF.max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [FIFO_IF.max_fifo_addr:0] count;
reg [FIFO_IF.FIFO_WIDTH-1:0] mem [FIFO_IF.FIFO_DEPTH-1:0];
always @(posedge FIF0_IF.clk or negedge FIF0_IF.rst_n) begin
if (!FIF0_IF.rst_n) begin
            wr_ptr <= 0;
// Bug detected: Reset signals FIFO_IF.overflow & FIFO_IF.wr_ack
FIFO_IF.overflow <= 0;</pre>
            FIF0_IF.wr_ack <= 0;</pre>
      else if (FIFO_IF.wr_en && count < FIFO_IF.FIFO_DEPTH) begin
mem[wr_ptr] <= FIFO_IF.data_in;
FIFO_IF.wr_ack<=1;</pre>
             wr_ptr <= wr_ptr + 1;
             FIFO_IF.overflow <= 0;// Successful write operation, overflow can't be high
            FIFO_IF.wr_ack <= 0;
if (FIFO_IF.full & FIFO_IF.wr_en)
                   FIF0_IF.overflow <= 1;</pre>
                  FIFO_IF.overflow <= 0;
     end
always @(posedge FIF0_IF.clk or negedge FIF0_IF.rst_n) begin
if (!FIF0_IF.rst_n) begin
rd_ptr <= 0;
    // Bug detected: Reset signals FIF0_IF.underflow</pre>
             FIFO_IF.underflow <= 0;</pre>
      end else if (FIFO_IF.rd_en && count != 0) begin FIFO_IF.data_out <= mem[rd_ptr]; rd_ptr <= rd_ptr + 1;
             FIFO_IF.underflow <= 0;// Successful read operation, underflow can't be high
      else begin
if (FIFO_IF.empty & FIFO_IF.rd_en)
FIFO_IF.underflow <= 1;
```

```
always @(posedge FIFO_IF.clk or negedge FIFO_IF.rst_n) begin

if (IFIFO_IF.rst_n) begin

count <= 0;

end

else begin

if ((FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'b10) && !FIFO_IF.full)

count <= count <= count <= 1;

else if ((FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'b01) && !FIFO_IF.empty)

count <= count <= 1;

// Bug detected: Unhandled case, If a read and write enables were high and the FIFO was FIFO_IF.empty, only writing will take place.

else if ((FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'b11) && FIFO_IF.empty)

// Bug detected: Unhandled cases, If a read and write enables were high and the FIFO was FIFO_IF.full, only reading will take place.

else if ((FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'b11) && FIFO_IF.full)

count <= count <= count <= 1;

end

end

assign FIFO_IF.full = (count == FIFO_IF.FIFO_DEPTH)? 1 : 0;

assign FIFO_IF.almostfull = (count == FIFO_IF.FIFO_DEPTH-1)? 1 : 0; // Bug detected: FIFO_IF.FIFO_DEPTH-2 --> FIFO_IF.FIFO_DEPTH-1

assign FIFO_IF.almostfull = (count == 1)? 1 : 0;

endmodule
```

#### **Assertions table:**

```
Feature
                                                                    Assertion
Whenever the rst n is
                            ays_comb begin
if(!FIFO_IF.rst_n)
assert final ((!FIFO_IF.wr_ack)&&(!FIFO_IF.overflow)&&(!FIFO_IF.underflow)&&(!FIFO.wr_ptr)&&(!FIFO.rd_ptr)&&(!FIFO.count));
cover final ((!FIFO_IF.wr_ack)&&(!FIFO_IF.overflow)&&(!FIFO_IF.underflow)&&(!FIFO.wr_ptr)&&(!FIFO.rd_ptr)&&(!FIFO.count));
active, All sequential
flags and internal
signals should be low.
                         @(posedge FIFO_IF.clk or negedge FIFO_IF.rst_n)
(!FIFO_IF.rst_n) |-> ((!FIFO_IF.wr_ack)&&(!FIFO_IF.overflow)&&(!FIFO_IF.underflow)&&(!FIFO.wr_ptr)&&(!FIFO.rd_ptr)&&(!FIFO.count))
Whenever the rst n is
                              always comb begin
deactivated &
                                    if((FIFO_IF.rst_n)&&(FIFO.count == FIFO IF.FIFO DEPTH))
number of FIFO
                                    full assertion: assert final (FIFO IF.full);
elements equal FIFO
                                    full cover: cover (FIFO IF.full);
maximum depth, full
                              end
flag should be high.
Whenever the rst n is
                                always comb begin
deactivated &
                                       if((FIF0_IF.rst_n)&&(FIF0.count == 0))
number of FIFO
                                       empty assertion: assert final (FIFO IF.empty);
elements equal zero,
empty flag should be
                                       empty cover: cover (FIFO IF.empty);
high.
                                end
Whenever the rst_n is
                             always comb begin
deactivated &
                                   if((FIFO_IF.rst_n)&&(FIFO.count == FIFO IF.FIFO DEPTH-1))
number of FIFO
                                   almostfull assertion: assert final (FIFO IF.almostfull);
elements equal FIFO
maximum depth -1,
                                   almostfull_cover: cover (FIFO_IF.almostfull);
almostfull flag should
                             end
be high.
Whenever the rst n is
                                  always comb begin
deactivated &
                                       if((FIF0_IF.rst_n)&&(FIF0.count == 1))
number of FIFO
                                       almostempty assertion: assert final (FIFO IF.almostempty);
elements equal 1,
                                       almostempty_cover: cover (FIFO_IF.almostempty);
almostempty flag
                                  end
should be high.
Whenever the rst n is
deactivated, Write
enable is high & FIFO
                             @(posedge FIFO_IF.clk) disable iff(!FIFO_IF.rst_n)
is not full, wr ack
                             (FIFO_IF.wr_en && !FIFO_IF.full ) |=
                             ((FIFO_IF.wr_ack)&&((FIFO.wr_ptr==$past(FIFO.wr_ptr)+1'b1)||(FIFO.wr_ptr==0 && $past(FIFO.wr_ptr) +1'b1 == 8)));
should be high &
wr ptr should
increment.
Whenever the rst n is
                              property P3;
deactivated, Write
                                    @(posedge FIF0_IF.clk) disable iff(!FIF0_IF.rst_n)
enable is high & FIFO
                                    (FIFO_IF.full & FIFO_IF.wr_en) |=> (FIFO_IF.overflow);
is full, overflow
                              endproperty
should be high.
```

```
Whenever the rst n is
deactivated, Read
enable is high &
                                 @(posedge FIFO_IF.clk) disable iff(!FIFO_IF.rst_n)

(FIFO_IF.rd_en && FIFO.count != 0) |=> ((FIFO.rd_ptr==$past(FIFO.rd_ptr)+1'b1)||(FIFO.rd_ptr==0 && $past(FIFO.rd_ptr) +1'b1 == 8));
number of FIFO
elements doesn't
equal zero, rd ptr
should increment.
Whenever the rst_n is
                                       property P5;
deactivated, Read
                                              @(posedge FIF0_IF.clk) disable iff(!FIF0_IF.rst_n)
enable is high & FIFO
                                              (FIFO_IF.empty & FIFO_IF.rd_en) |=> (FIFO_IF.underflow);
is empty, underflow
                                       endproperty
should be high.
Whenever the rst n is
deactivated, Write
enable is high & FIFO
                                   @(posedge FIF0_IF.clk) disable iff(!FIF0_IF.rst_n)
(((FIF0_IF.wr_en, FIF0_IF.rd_en) == 2'b10) && !FIF0_IF.full) |=> ((FIF0.count==$past(FIF0.count)+1'b1));
is not full, Write
operation should take
place.
Whenever the rst n is
deactivated, read
                               property P7;
                                  ©(posedge FIFO_IF.clk) disable iff(!FIFO_IF.rst_n)
( ({FIFO_IF.wr_en, FIFO_IF.rd_en} == 2'b01) && !FIFO_IF.empty) |=> ((FIFO.count==$past(FIFO.count)-1'b1));
enable is high & FIFO
is not empty, Read
operation should take
place.
Whenever the rst_n is
deactivated, Both of
read & write enables
                              property P8;
                                   @(posedge FIFO_IF.clk) disable iff(!FIFO_IF.rst_n)
are high & FIFO is
                                   (({FIFO_IF.wr_en, FIFO_IF.rd_en} == 2'b11) && FIFO_IF.empty) |=> ((FIFO.count==$past(FIFO.count)+1'b1));
empty, Write
operation should take
place.
Whenever the rst n is
deactivated, Both of
read & write enables
                                   @(posedge FIF0_IF.clk) disable iff(!FIF0_IF.rst_n)
( ({FIF0_IF.wr_en, FIF0_IF.rd_en} == 2'b11) && FIF0_IF.full) |=> ((FIF0.count==$past(FIF0.count)-1'b1));
are high & FIFO is not
                               endproperty
full, Read operation
should take place.
```

#### **SVA code snippets:**

#### Interface code snippet:

#### Top module code snippet:

```
import FIFO_test_pkg::*;
import uvm_pkg::*;
intial begin
uvm_config.db#(virtual FIFO_if)::set(null, "uvm_test_top", "FIFO_IF", FIFO_IF);
uvm_test("FIFO_test");
end

end
uvm_config.db#(virtual FIFO_if)::set(null, "uvm_test_top", "FIFO_IF", FIFO_IF);
end

end
uvm_config.db#(virtual FIFO_if)::set(null, "uvm_test_top", "FIFO_IF", FIFO_IF);
end

end
uvm_config.db#(virtual FIFO_if)::set(null, "uvm_test_top", "FIFO_IF", FIFO_IF);
end

end
uvm_config.db#(virtual FIFO_if)::set(null, "uvm_test_top", "FIFO_IF", FIFO_IF");
end

end
uvm_config.db#(virtual FIFO_if)::set(null, "uvm_test_top", "FIFO_IF", FIFO_IF");
end

end
uvm_config.db#(virtual FIFO_if)::set(null, "uvm_test_top", "FIFO_IF", FIFO_IF");
end

end
uvm_config.db#(uvm_test_top", "FIFO_IF");
end
```

#### Shared package code snippet:

```
package FIFO_shared_pkg;

// Counters to be used in scoreboard

integer correct_count = 0;

integer error_count = 0;

endpackage
```

#### **Environment code snippet:**

```
package FIFO_env_pkg;
     import uvm_pkg::*;
import FIFO_agent_pkg::*;
import FIFO_scoreboard_pkg::*;
     `include "uvm macros.svh";
           `uvm_component_utils(FIFO_env)
          FIFO_agent agt;
          FIFO_coverage cov;
         FIFO scoreboard sb;
          function new(string name = "FIFO_env", uvm_component parent = null);
               super.new(name, parent);
          function void build_phase(uvm_phase phase);
              super.build_phase(phase);
              agt = FIFO_agent::type_id::create("agt", this);
cov = FIFO_coverage::type_id::create("cov", this);
sb = FIFO_scoreboard::type_id::create("sb", this);
          function void connect_phase(uvm_phase phase);
   super.connect_phase(phase);
               agt.agt_ap.connect(sb.sb_export);
                agt.agt_ap.connect(cov.cov_export);
     endclass : FIFO_env
endpackage : FIFO_env_pkg
```

#### Agent code snippet:

```
package FIFO_agent_pkg:
import use_pkg::;
import FIFO_diver_pkg::;
import FIFO_diver_pkg::;
import FIFO_diver_pkg::;
import FIFO_diver_pkg::;
import FIFO_monitor_pkg::;
import FIFO_monitor_pkg:::
import FIFO_monitor_pkg:::
import FIFO_monitor_pkg:::
import FIFO_monitor_pkg:::
import FI
```

#### **Driver code snippet:**

```
package FIFO_driver_pkg;
     import FIFO_config_pkg::*;
import uvm_pkg::*;
     import avm_pkg...,
import FIFO_sequence_item_pkg::*;
include "uvm_macros.svh";
     class FIFO_driver extends uvm_driver #(FIFO_seq_item);
          `uvm_component_utils(FIFO_driver);
virtual FIFO_if FIFO_driver_vif;
           FIFO_seq_item FIFO_sqr_item;
          function new(string name = "FIFO_driver", uvm_component parent = null);
                super.new(name, parent);
          task run_phase(uvm_phase phase);
                super.run_phase(phase);
                forever begin
                     FIFO_sqr_item = FIFO_seq_item::type_id::create("FIFO_sqr_item");
seq_item_port.get_next_item(FIFO_sqr_item);
                     FIFO_driver_vif.data_in=FIFO_sqr_item.data_in;
FIFO_driver_vif.rst_n=FIFO_sqr_item.rst_n;
                     FIFO_driver_vif.wr_en=FIFO_sqr_item.wr_en;
FIFO_driver_vif.rd_en=FIFO_sqr_item.rd_en;
                      @(negedge FIFO_driver_vif.clk);
                      seq_item_port.item_done();
`uvm_info("run_phase", FIFO_sqr_item.convert2string_stimulus(), UVM_HIGH)
          endtask : run_phase
     endclass : FIFO_driver
endpackage : FIFO_driver_pkg
```

#### Monitor code snippet:

```
package FIFO monitor pkg;

import trip_sequeuxe_item_pkg::*;

include "uvm_macrbs.svh";

class FIFO_monitor extends uvm_monitor;

"uvm_component_utils(FIFO_monitor)

virtual FIFO_if FIFO_vif;

FIFO_seq_item rsp_seq_item;

uvm_andsys_port "(FIFO_seq_item) mon_ap;

function new(string name = "FIFO_monitor", uvm_component parent = null);

super.new(name, parent);

endfunction

function void build_phase(uvm_phase phase);

super.build_phase(phase);

mon_ap = new("mon_ap", this);

endfunction

task run_phase(phase);

forever begin

rsp_seq_item.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.endram.end
```

#### Sequence Item code snippets:

```
package FIFO_sequence_item_pkg;
import_um_pkg::*;
inloude "uvm_mpkg::*;
inloude "uvm_mpk
```

```
function string convert2string();
return $sformatf("%s rst_n = 0b%0b, data_in = 0b%0b, wr_en = 0b%0b, rd_en = 0b%0b, data_out = 0b%0b, wr_ack = 0b%0b, overflow = 0b%0b, underflow = 0b%0b, full = 0b%0b, mpty = 0b%0b, almostfull = 0b%0b, almostempty = 0b%0b", super.convert2string(), rst_n, data_in, wr_en, rd_en, data_out, wr_ack, overflow, underflow, full, empty, almostfull, almostempty);
endfunction : convert2string

function string convert2string_stimulus();
return $sformatf(" rst_n = 0b%0b, data_in = 0b%0b, wr_en = 0b%0b, rd_en = 0b%0b",
rst_n, data_in, wr_en, rd_en, j;
endfunction : convert2string_stimulus

endclass : FIFO_seq_item
endpackage : FIFO_seq_ence_item_pkg
```

#### Sequencer code snippet:

```
package FIFO_sequencer_pkg;
import FIFO_sequence_item_pkg::*;
import uvm_pkg::*;
import uvm_pkg::*;

class FIFO_sequencer extends uvm_sequencer #(FIFO_seq_item);

uvm_component_utils(FIFO_sequencer)

function new(string name = "FIFO_sequencer", uvm_component parent = null);
super.new(name, parent);
endfunction
endclass : FIFO_sequencer

endpackage : FIFO_sequencer_pkg
```

#### **Reset Sequence code snippet:**

```
package FIFO_reset_seq_pkg;
    import FIFO_sequence_item_pkg::*;
    import uvm pkg::*;
    `include "uvm_macros.svh";
    class FIFO_reset_seq extends uvm_sequence #(FIFO_seq_item);
   `uvm_object_utils(FIFO_reset_seq)
        FIFO_seq_item seq_item;
        function new(string name = "FIFO_reset_seq");
             super.new(name);
        endfunction
        task body();
            seq_item = FIF0_seq_item::type_id::create("seq_item");
            start_item(seq_item);
            seq_item.rst_n = 0;
            seq_item.data_in = 0;
            seq_item.wr_en = 0;
            seq_item.rd_en = 0;
            finish_item(seq_item);
        endtask : body
    endclass : FIFO_reset_seq
endpackage : FIFO_reset_seq_pkg
```

#### Write only sequence code snippet:

```
package FIFO_write_only_seq_pkg;
    import FIFO_sequence_item_pkg::*;
    import uvm pkg::*;
    `include "uvm_macros.svh";
    class FIFO_write_only_seq extends uvm_sequence #(FIFO_seq_item);
   `uvm_object_utils(FIFO_write_only_seq)
        FIFO_seq_item seq_item;
        function new(string name = "FIFO_write_only_seq");
            super.new(name);
        endfunction
        task body();
            repeat (10_000) begin
                 seq_item = FIF0_seq_item::type_id::create("seq_item");
                 start_item(seq_item);
                 seq_item.rst_n = 1;
                 seq_item.wr_en = 1;
                 seq_item.rd_en = 0;
                 seq_item.randomize(data_in);
                 finish_item(seq_item);
        endtask : body
    endclass : FIFO_write_only_seq
endpackage : FIFO_write_only_seq_pkg
```

#### Read only sequence code snippet:

```
package FIFO_read_only_seq_pkg;
    import FIFO_sequence_item_pkg::*;
    import uvm pkg::*;
    `include "uvm_macros.svh";
    class FIFO_read_only_seq extends uvm_sequence #(FIFO_seq_item);
   `uvm_object_utils(FIFO_read_only_seq)
        FIFO_seq_item seq_item;
        function new(string name = "FIFO_read_only_seq");
             super.new(name);
        endfunction
        task body();
             repeat (10_000) begin
                 seq_item = FIFO_seq_item::type_id::create("seq_item");
                 start_item(seq_item);
                 seq_item.rst_n = 1;
                 seq_item.wr_en = 0;
                 seq_item.rd_en = 1;
seq_item.randomize(data_in);
                  finish_item(seq_item);
        endtask : body
    endclass : FIFO_read_only_seq
endpackage: FIFO_read_only_seq_pkg
```

#### Write & Read sequence code snippet:

```
package FIFO_write_read_seq_pkg;
    import FIFO_sequence_item_pkg::*;
    import uvm pkg::*;
    `include "uvm_macros.svh";
    class FIFO_write_read_seq extends uvm_sequence #(FIFO_seq_item);
   `uvm_object_utils(FIFO_write_read_seq)
        FIFO_seq_item seq_item;
        function new(string name = "FIFO_write_read_seq");
             super.new(name);
        task body();
            repeat (10_000) begin
                 seq_item = FIFO_seq_item::type_id::create("seq_item");
                 start_item(seq_item);
                 seq_item.randomize();
                 finish_item(seq_item);
        endtask : body
    endclass : FIFO_write_read_seq
endpackage : FIFO_write_read_seq_pkg
```

#### Write & Read with empty sequence code snippet:

```
package FIFO_write_read_empty_seq_pkg;
    import FIFO_sequence_item_pkg::*;
    import uvm pkg::*;
    `include "uvm macros.svh";
    class FIFO_write_read_empty_seq extends uvm_sequence #(FIFO_seq_item);
        `uvm_object_utils(FIFO_write_read_empty_seq)
        FIFO_seq_item seq_item;
       function new(string name = "FIFO_write_read_empty_seq");
            super.new(name);
       endfunction
       task body();
            seq_item = FIF0_seq_item::type_id::create("seq_item");
            start_item(seq_item);
            // Write until FIFO is full
            for (int i = 0; i < seq_item.FIFO_DEPTH; i++) begin
                seq_item.rst_n = 1;
                seq_item.wr_en = 1;
                seq_item.rd_en = 0;
                seq_item.randomize(data_in);
            // Read until FIFO is empty
            for (int i = 0; i < seq_item.FIFO_DEPTH; i++) begin
                seq_item.rst_n = 1;
                seq_item.wr_en = 0;
                seq_item.rd_en = 1;
           seq_item.rst_n = 1;
            seq item.wr en = 1;
            seq_item.rd_en = 1;
            finish_item(seq_item);
        endtask : body
    endclass : FIFO_write_read_empty_seq
endpackage : FIFO_write_read_empty_seq_pkg
```

#### **Configuration object code snippet:**

```
package FIFO_config_pkg;
import uvm_pkg::*;
include "uvm_macros.svh";

class FIFO_config extends uvm_object;
ivvm_object_utils(FIFO_config);

virtual FIFO_if FIFO_config_vif;

function new(string name = "FIFO_config");
super.new(name);
endfunction

endclass : FIFO_config
endpackage
```

#### **Scoreboard code snippets:**

```
package FIFO_scoreboard_pkg:
import FIFO_sequence_(tem_pkg::);
import FIFO_sequence_(tem_pkg::);
include "um_macros.svh";

class FIFO_scoreboard extens um_scoreboard;
"um_component_utils(FIFO_scoreboard)

// Parameters
localparam FIFO_MOTH = 16;
localparam FIFO_MOTH = 8;

FIFO_score_tem sag_ltem_ab;
um_analysis_epopert @(FIFO_scoreboard)

// Parameters
localparam FIFO_MOTH = 16;
localparam FIFO_MOTH = 18;
// Localc_FIFO_MOTH = 18;
// Lo
```

```
function void reference_model(input FIFO_seq_item F_txn);

if (!F_txn.rst_n) begin
    fifo_ref <= {};
    fifo_count = 0;

end
else begin
    if (F_txn.wr_en && fifo_count < F_txn.FIFO_DEPTH) begin
    fifo_ref.push back(F_txn.data_in);
    fifo_count <= fifo_ref.size();

end

if (F_txn.rd_en && fifo_count != 0) begin
    data_out_ref <= fifo_ref.size();

end

if (F_txn.rd_en && fifo_ref.size();

end

end

function void report_phase(uvm_phase phase);

super.report_phase(phase);

'uvm_info("report_phase", $sformatf("total successful operations %0d", correct_count), UVM_MEDIUM);

'uvm_info("report_phase", $sformatf("total errors operations %0d", error_count), UVM_MEDIUM);

endfunction

endclass : FIFO_scoreboard

endpackage : FIFO_scoreboard_pkg
```

#### **Coverage code snippets:**

```
function new(string name = "FIFO_coverage", uvm_component parent = null);
super.new(name, parent);
cg = new();
endfunction

function void build_phase(uvm_phase phase);
super.build_phase(phase);
cov_export = new("cov_export", this);
cov_fifo = new("cov_fifo", this);
endfunction

function void connect_phase(uvm_phase phase);
super.connect_phase(uvm_phase phase);
super.connect_phase(phase);
cov_export.connect(cov_fifo.analysis_export);
endfunction

task run_phase(uvm_phase phase);
super.run_phase(phase);
cg_.sample();
end
endtask : run_phase
endclass : FIFO_coverage
endpackage : FIFO_coverage
```

#### **Test code snippets:**

```
task run_phase(uvm_phase phase);

super.run_phase(phase);

phase.raise_objection(this);

"uvm_info("run_phase", "Reset sequence asserted", UVM_LOW)

reset_seq.start(FIFO_env_comp.agt.sqr);

"uvm_info("run_phase", "Write operation started", UVM_LOW)

write_seq.start(FIFO_env_comp.agt.sqr);

"uvm_info("run_phase", "Read operation started", UVM_LOW)

read_seq.start(FIFO_env_comp.agt.sqr);

"uvm_info("run_phase", "Read operations together with empty started", UVM_LOW)

write_read_empty_seq.start(FIFO_env_comp.agt.sqr);

"uvm_info("run_phase", "Write & Read operations together with empty started", UVM_LOW)

write_read_seq.start(FIFO_env_comp.agt.sqr);

"uvm_info("run_phase", "Write & Read operations together started", UVM_LOW)

write_read_seq.start(FIFO_env_comp.agt.sqr);

phase.drop_objection(this);

endclass : FIFO_test

endpackage
```

#### DO File:

```
vlib work
vlog -f FIFO.list +cover -covercells
vsim -voptargs=+acc work.FIFO_top -cover -sv_seed -l sim.FIFO_log
add wave /FIFO_top/FIFO_IF/*
coverage save FIFO.ucdb -onexit
run -all
quit -sim
vcover report FIFO.ucdb -details -annotate -all -output coverage_FIFO_rpt.txt
```

#### List of files:

```
1 FIFO.sv
2 FIFO_SVA.sv
3 FIFO_if.sv
4 FIFO_shared_pkg.sv
5 FIFO_config_pkg.sv
6 FIFO_sequence_item_pkg.sv
7 FIFO_sequencer_pkg.sv
8 FIFO_reset_seq_pkg.sv
9 FIFO_write_only_seq_pkg.sv
10 FIFO_read_only_seq_pkg.sv
11 FIFO_write_read_empty_seq_pkg.sv
12 FIFO_write_read_seq_pkg.sv
13 FIFO_driver_pkg.sv
14 FIFO_monitor_pkg.sv
15 FIFO_agent_pkg.sv
16 FIFO_scoreboard_pkg.sv
17 FIFO_coverage_pkg.sv
18 FIFO_env_pkg.sv
19 FIFO_test_pkg.sv
20 FIFO_top.sv
```

#### **Transcript snippet:**

```
UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) & 0: reporter [Questa UVM] QUESTA_UVM-1.2.3

UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) & 0: reporter [Questa UVM] questa_uvm::init(+struct)

UVM_INFO & 0: reporter [RNIST] Running test FIFD_test...

UVM_INFO FIFO_test_pkg.sv(51) & 0: uvm_test_top [run_phase] Reset sequence asserted

UVM_INFO FIFO_test_pkg.sv(51) & 2: uvm_test_top [run_phase] Write operation started

UVM_INFO FIFO_test_pkg.sv(57) & 40002: uvm_test_top [run_phase] Write s Read operations together started

UVM_INFO FIFO_test_pkg.sv(57) & 40002: uvm_test_top [run_phase] Write s Read operations together with empty started

UVM_INFO FIFO_test_pkg.sv(60) & 400004: uvm_test_top [run_phase] Write s Read operations together with empty started

UVM_INFO FIFO_scoreboard_pkg.sv(74) & 60004: uvm_test_top.FIFO_env_comp.sb [report_phase] total successful operations 30001

UVM_INFO FIFO_scoreboard_pkg.sv(74) & 60004: uvm_test_top.FIFO_env_comp.sb [report_phase] total successful operations 30001

UVM_INFO FIFO_scoreboard_pkg.sv(75) & 60004: uvm_test_top.FIFO_env_comp.sb [report_phase] total errors operations 0

--- UVM Report Summary ---

*** Report counts by severity

UVM_INFO: 11

UVM_MARNING: 0

UVM_ERTAL: 0

*** Report counts by id

[Questa_UVM] 2

[RITST] 1

[TEST_DOME] 1

[TEST_DOME] 1

[TEST_DOME] 5

*** Note: Ofinish : E:/DIGITAL/Programs/QuestaSim/win64/../verilog_src/uvm-1.ld/src/base/uvm_root.svh(430)

*** Time: 60004 ns Iteration: 61 Instance: /FIFO_top
```

#### **Code coverage:**

#### **Branch coverage:**

```
Branch Coverage:
                Bins
----
10
                              Hits Misses Coverage
  Enabled Coverage
                             10 0 100.00%
  Branches
-----Branch Details-----
Branch Coverage for instance /FIFO_top/DUT/SVA
 File FIFO_SVA.sv
-----IF Branch----
                       9764 Count coming in to IF
959 if(!FIFO_IF.rst_n)
    1
                                      All False Count
                                8805
Branch totals: 2 hits of 2 branches = 100.00%
-----IF Branch----
                               ch------6432 Count coming in to IF
823 if((FIFO_IF.rst_n)&&(FIFO.count == FIFO_IF.FIFO_DEPTH))
            1
                                       All False Count
Branch totals: 2 hits of 2 branches = 100.00%
-----IF Branch-----
                              1
                                     All False Count
Branch totals: 2 hits of 2 branches = 100.00%
-----IF Branch----
                      6432 Count coming in to IF
1056 if((FIFO_IF.rst_n)&&(FIFO.count == FIFO_IF.FIFO_DEPTH-1))
                                       All False Count
                                5376
Branch totals: 2 hits of 2 branches = 100.00%
                                      Count coming in to IF
if((FIFO_IF.rst_n)&&(FIFO.count == 1))
      6432
1 641
                                       All False Count
Branch totals: 2 hits of 2 branches = 100.00%
```

```
Branches - by instance (/FIFO top/DUT)
                                                                                                                                                                            Branch
□ 🍯 FIFO.sv
               8 if (!FIFO_IF.rst_n) begin
               14 else if (FIFO_IF.wr_en && count < FIFO_IF.FIFO_DEPTH) begin
               20 else begin
               22 if (FIFO_IF.full & FIFO_IF.wr_en)
               24 else
               30 if (!FIFO_IF.rst_n) begin
               35 else if (FIFO_IF.rd_en && count != 0) begin
                42 if (FIFO_IF.empty & FIFO_IF.rd_en)
               44 else
               50 if (!FIFO_IF.rst_n) begin
               53 else begin
54 if (({FIFO_IF.wr_en, FIFO_IF.rd_en} == 2'bl0) && !FIFO_IF.full)
                56 else if ( ({FIFO_IF.wr_en, FIFO_IF.rd_en} == 2'b01) && !FIFO_IF.empty)
               59 else if (([FIFO_IF.wr_en, FIFO_IF.rd_en] == 2'bll) && FIFO_IF.empty)
62 else if (([FIFO_IF.wr_en, FIFO_IF.rd_en] == 2'bll) && FIFO_IF.full)
67 assign FIFO_IF.tull = (count == FIFO_IF.FIFO_DEPTH)? 1 : 0;
68 assign FIFO_IF.empty = (count == 0)? 1 : 0;
                69 assign FIFO_IF.almostfull = (count == FIFO_IF.FIFO_DEPTH-1)? 1 : 0; // Bug detected: FIFO_IF.FIFO_DEPTH-2 --> FIFO_IF.FIFO_DEPTH-1
               70 assign FIFO_IF.almostempty = (count == 1)? 1 : 0;
  FIFO top.sv
```

#### **Statement coverage:**

```
Statement Coverage:
Enabled Coverage
                                                                                              Bins Hits Misses Coverage
29 29 0 100.00%
           Statements
  -----Statement Details------
Statement Coverage for instance /FIFO top/DUT --
      File FIFO.sv
                                                                                                                                                   module FIFO (FIFO_if.DUT FIFO_IF);
                                                                                                                                                  reg [FIFO_IF.max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [FIFO_IF.max_fifo_addr:0] count;
reg [FIFO_IF.FIFO_WIDTH-1:0] mem [FIFO_IF.FIFO_DEPTH-1:0];
                                                                                                                     30486 always #(Fosedge FIFO_IF.clk or negedge FIFO_IF.rst_n) begin if (FIFO_IF.rst_n) begin if (
                                                     1
                                                                                                                                                           24413
                                                                                                                       11611
                                                                                                                                                                               else FIFO_IF.overflow <= 0;
                                                                                                                       12802
                                                                                                                                                  always @(posedge FIFO_IF.clk or negedge FIFO_IF.rst_n) begin
if (IFIFO_IF.rst_n) begin
of_ptr < 0;
// Bug detected: Reset signals FIFO_IF.underflow
FIFO_IF.underflow < 0;
                                                                                                                       30486
                                                                                                                          1003
                                                       1
                                                                                                                        1003
                                                                                                                                                          end
else if (FIFO_IF.rd_en && count != 0) begin
FIFO_IF.data_out <= mem[rd_ptr];
rd_ptr_cn_ptr_1;
rd_ptr_cn_ptr_1;
rf_FIFO_IF.underflow <= 0;// Successful read operation, underflow can't be high
                                                                                                                          2607
2607
2607
                                                                                                                                                            end


(/ Handled FIFO_IF.underflow behaviour when turned from combinational to sequential else begin 
    if (FIFO_IF.empty & FIFO_IF.rd_em) 
    FIFO_IF.underflow cc 1;
                                                                                                                        10217
                                                                                                                                                                               else FIFO_IF.underflow <= θ;
                                                                                                                       16659
                                                                                                                                                   always @(posedge FIFO_IF.clk or negedge FIFO_IF.rst_n) begin
   if (!FIFO_IF.rst_n) begin
      count <= 0;</pre>
                                                                                                                            992
                                                                                                                                                       3563
                                                                                                                           782
                                                                                                                            165
                                                                                                                            483
                                                                                                                                                   assign FIFO_IF.full = (count == FIFO_IF.FIFO_DEPTH)? 1 : 0;
assign FIFO_IF.empty = (count == 0) 1 : 0;
assign FIFO_IF.almostroll = (count == FIFO_IF.FIFO_DEPTH-1)? 1 : 0; // Bug detected: FIFO_IF.FIFO_DEPTH-2 --> FIFO_IF.FIFO_DEPTH-1
assign FIFO_IF.lanostropty = (count == 1) 1 : 0;
```

```
Statements - by instance (/FIFO_top/DUT)
- 🌠 FIFO.sv
               7 always @(posedge FIFO IF.clk or negedge FIFO IF.rst n) begin
             11 FIFO_IF.overflow <= 0;
12 FIFO_IF.wr_ack <= 0;</pre>
              15 mem[wr_ptr] <= FIFO_IF.data_in;
              16 FIFO_IF.wr_ack<=1;
              17 wr ptr <= wr ptr + 1;
              18 FIFO_IF.overflow <= 0;// Successful write operation, overflow can't be high
              21 FIF0_IF.wr_ack <= 0;
23 FIF0_IF.overflow <= 1;</pre>
     25 FIFO_IF.overflow <= 0;
              29 always @(posedge FIFO_IF.clk or negedge FIFO_IF.rst_n) begin
              31 rd ptr <= 0;
              33 FIFO_IF.underflow <= 0;
              36 FIFO_IF.data_out <= mem[rd_ptr];</pre>
              37 rd ptr <= rd ptr + 1;
              38 FIFO_IF.underflow <= 0;// Successful read operation, underflow can't be high
              43 FIFO_IF.underflow <= 1;
              45 FIFO_IF.underflow <= 0;
              49 always @(posedge FIFO_IF.clk or negedge FIFO_IF.rst_n) begin
              51 count <= 0;
              55 count <= count + 1;
              57 count <= count - 1;
              60 count <= count + 1;
              63 count <= count - 1;
              67 assign FIFO_IF.full = (count == FIFO_IF.FIFO_DEPTH)? 1 : 0;
              68 assign FIFO IF.empty = (count == 0)? 1: 0;
69 assign FIFO IF.almostfull = (count == FIFO IF.FIFO DEPTH-1)? 1: 0; // Bug detected: FIFO IF.FIFO DEPTH-2 --> FIFO IF.FIFO DEPTH-1
              70 assign FIFO_IF.almostempty = (count == 1)? 1 : 0;
+ FIFO_top.sv
```

#### Toggle coverage:

```
Toggle Coverage:
   Enabled Coverage
                                     Hits Misses Coverage
                                            0 100.00%
   Toggles
-----Toggle Details------
Toggle Coverage for instance /FIFO_top/FIFO_IF --
                                       Node 1H->OL OL->1H "Coverage"
                                 almostempty 1 1 almostfull 1 1
                                                                    100.00
                                                  100.00
                              data_in[15-0]
data_out[15-0]
empty
full
overflow
                                                                    100.00
                                                                    100.00
                                                                    100.00
                                                                 100.00
                                                                    100.00
                                                                  100.00
                                      rd_en
rst_n
                                                                    100.00
                                                                    100.00
                                   underflow
wr_ack
wr_en
                                                                    100.00
                                                                     100.00
                                                                    100.00
Total Node Count
                          43
Toggled Node Count =
                          43
Untoggled Node Count =
                          0
Toggle Coverage = 100.00% (86 of 86 bins)
```


#### Toggles - by instance (/FIFO\_top/FIFO\_IF)



#### **Functional coverage:**

Covergroup Coverage:							
Covergroups Coverpoints/Crosses Covergroup Bins	16	na na	na na	100.00%			
Covergroup Bins	61	61	ě	100.00%	6		
Covergroup						Bins	Status
TYPE /FIFO coverage pkg/FIFO c							
covered/total bins: missing/total bins:			6	10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	61	- 1	
Wissing/total bins:			100.00	Š	100	- 1	
Coverpoint wr_en_cp covered/total bins:			100.00	rs.	100	-	Covered
missing/total bins:				0	2	- 1	
% Hit:			100.00	15	100	-	
bin auto[0] bin auto[1]			1794	3	- 1		Covered Covered
Coverpoint rd_en_cp covered/total bins:			100.00	%	100		Covered
missing/total bins:				2	2	- 1	
% Hit:			100.00	š	100		
bin auto[0]			1702	5	- 1	- 1	Covered
Coverpoint wr ack cp			100.00	es .	100	- 1	Covered
covered/total bins: missing/total bins:				2	2	- 1	
% Hit:			100.00	rs.	100	- 1	
bin auto[0]			2493	2	1		Covered
bin suto[1] Coverpoint overflow_cp			100.00	15	1 100	- 1	Covered Covered
covered/total bins:				2	2		
missing/total bins: % Hit:			100 00	e K	100	- 1	
bin auto[0]			1839	12	100 1 1 100	-	Covered
bin auto[1] Coverpoint underflow_cp			100 00	1	100		Covered Covered
covered/total bins:				2	2	-	
missing/total bins: % Hit:			100 00	0	100		
bin auto[0]			1978	15	1	- 1	Covered
bin auto[1] Coverpoint full co			1021	7	1 1 100		Covered Covered
covered/total bins:			100.00	2	2	- 1	Covered
missing/total bins: % Hit:				0	2	-	
% Mit: bin suto[0]			1756	4	100	- 1	Covered
bin auto[1]			1243	8	1		Covered
Coverpoint almostfull_cp covered/total bins:			100.00	2	2	- 1	Covered
missing/total bins:				ē	2	-	
% Hit: bin auto[0]			100.00	8	100	- 1	Covered
bin suto[1]			174	9	- 1		Covered
Coverpoint empty_cp			100.00	rs.	100		Covered
missing/total bins:				é	2	- 1	
% Mit: bin suto(0)			100.00	15	100	-	Covered
bin auto[1]			1952	9	1	- 1	Covered
Coverpoint almostempty_cp			100.00	96	100		Covered
covered/total bins: missing/total bins:				é	2	- 1	
% Hie:			100.00	56	166		
bin auto[0] bin auto[1]			2895	17	1		Covered
Cross MRITE READ WR ACK CRO	ss		100.00	10. 陈之母赐之母赐注注赐之母赐结了赐之母赐纯汤赐之母赐结缔赐之母赐马缔赐之母赐为为赐之母赐为为赐其子赐给为为赐之母赐给	1 100		Covered
covered/total bins: missing/total bins:				ă	6	- 1	
N Hite:			100.00	1%	100	- 1	
Auto, Default and User	Defined Bins:		150				Course
bin <auto[1],auto[1 bin <auto[1],auto[0< td=""><td>lauto[1]&gt;</td><td></td><td></td><td></td><td>1</td><td>- 1</td><td>Covered Covered</td></auto[1],auto[0<></auto[1],auto[1 	lauto[1]>				1	- 1	Covered Covered
bin <auto[1],auto[1< td=""><td>],suto[0]&gt;</td><td></td><td>59</td><td>10</td><td>1</td><td></td><td>Covered</td></auto[1],auto[1<>	],suto[0]>		59	10	1		Covered
bin <auto[1],auto[0 bin <auto[0],auto[1< td=""><td>],auto[0]&gt;</td><td></td><td>1139</td><td></td><td>1</td><td>1.0</td><td>Covered Covered</td></auto[0],auto[1<></auto[1],auto[0 	],auto[0]>		1139		1	1.0	Covered Covered
bin <auto[0],auto[0< td=""><td>],auto[8]&gt;</td><td></td><td>286</td><td></td><td>i</td><td></td><td>Covered</td></auto[0],auto[0<>	],auto[8]>		286		i		Covered
Illegal and Ignore Bins ignore bin WRITER R	FADR US ACYT						7590
ignore bin WRITED R	EAD1 WR ACK1			0			ZERO
Cross MRITE_READ_OVERFLOW_C covered/total bins:	ROSS		100.00	6	100		Covered
missing/total bins:				8		- 1	
% Hit:			100.00	8	100		
Auto, Default and User bin <auto[1],auto[1< td=""><td>1.auto[11)</td><td></td><td>48</td><td>3</td><td>1</td><td></td><td>Covered</td></auto[1],auto[1<>	1.auto[11)		48	3	1		Covered
bin <auto[1],auto[0< td=""><td>],auto[1]&gt;</td><td></td><td>1112</td><td></td><td>1 1</td><td>-</td><td>Covered</td></auto[1],auto[0<>	],auto[1]>		1112		1 1	-	Covered
bin <auto[1],auto[1 bin <auto[1],auto[0< td=""><td></td><td></td><td>161</td><td>*</td><td>1</td><td></td><td>Covered Covered</td></auto[1],auto[0<></auto[1],auto[1 			161	*	1		Covered Covered
bin <auto[0],auto[1< td=""><td>1.auto[0]&gt;</td><td></td><td>1035</td><td>ie .</td><td>i</td><td>- 1</td><td>Covered</td></auto[0],auto[1<>	1.auto[0]>		1035	ie .	i	- 1	Covered

bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]>	16886	1		Covered	
bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]>	2069	1		Covered	
Illegal and Ignore Bins:					
ignore_bin WRITE0_READ0_OVERFLOW1	9		-	ZERO	
ignore_bin WRITEO_READ1_OVERFLOW1 Cross WRITE READ UNDERFLOW CROSS	100.00%	188		ZERO	
covered/total bins:	100.005	5	- 1	Covered	
missing/total bins:	ě	5	- 1		
% Hit:	100,00%	100	-		
Auto, Default and User Defined Bins:					
bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]>	10052	1		Covered	
bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]>	1932	1	-	Covered	
bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]>	828 14956	1	-	Covered	
bin <auto[1],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[1],auto[0],auto[0]>	14956 2869	1		Covered Covered	
Illegal and Ignore Bins:	2009	-		Covered	
ignore_bin WRITE1_READ1_UNDERFLOW1	165			Occurred	
ignore bin WRITE0 READ0 UNDERFLOW1	9		-	ZERO	
ignore bin WRITE1 READO UNDERFLOW1	9			ZERO	
Cross WRITE READ FULL CROSS	100.00%	100		Covered	
covered/total bins:	6	6			
missing/total bins: % Hit:	100.00%	6 100			
% Hit: Auto, Default and User Defined Bins:	100.00%	100			
bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]>	2097	1		Covered	
bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]>	10880	1		Covered	
bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]>	11951	1	-	Covered	
bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]>	3005	1		Covered	
bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]>	487	1		Covered	
bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]>	1582	1		Covered	
Illegal and Ignore Bins: ignore_bin WRITE0_READ1_FULL1	e			ZERO	
ignore bin WRITE1 READ1 FULL1	8		- 1	7FRO	
Cross WRITE_READ_EMPTY_CROSS	100,00%	100	- 1	Covered	
covered/total bins:	6	6			
missing/total bins:	9	6			
% Hit:	100.00%	100			
Auto, Default and User Defined Bins:					
bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]>	10191 266	1 1		Covered Covered	
bin <auto[0],auto[0],auto[1]> bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]></auto[0],auto[0],auto[1]>	1998	1		Covered	
bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]>	14691	i	- 1	Covered	
bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]>	689	1		Covered	
bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]>	1893	1	-	Covered	
Illegal and Ignore Bins:					
ignore_bin WRITE0_READ1_EMPTY1	265			Occurred	
ignore_bin WRITE1_READ1_EMPTY1	107			Occurred	
Cross WRITE_READ_ALMOST_FÜLL_CRÖSS covered/total bins:	100.00%	100		Covered	
missing/total bins:	ě	8	- 1		
% Hit:	100.00%	100	- 1		
Auto, Default and User Defined Bins:					
bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]>	820	1		Covered	
bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]>	203	1		Covered	
bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]>	370	1		Covered	
bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]>	356 1277	1		Covered Covered	
bin <auto[1],auto[1],auto[0]> bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></auto[1],auto[1],auto[0]>	10677	1		Covered	
bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]>	14586	1		Covered	
bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]>	1713	i		Covered	
Cross WRITE_READ_ALMOST_EMPTY_CROSS	100.00%	100	-	Covered	
covered/total bins:	6	6	-		
missing/total bins:	9	6			
% Hit:	100.00%	100	-		
Auto, Default and User Defined Bins: bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]>	78	1		Covered	
bin (auto[0],auto[1],auto[1]) bin (auto[1],auto[1],auto[0])	1728	1		Covered	
bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]>	18882	1		Covered	
bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]>	398	i	- 1	Covered	
bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]>	14558	1	-	Covered	
bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]>	1867	1		Covered	
Illegal and Ignore Bins:					
ignore_bin WRITE1_READ1_ALMOSTEMPTY1	369 202		-	Occurred	
ignore_bin WRITE0_READ0_ALMOSTEMPTY1	202			Occurred	




#### Assertions coverage (Sequential Domain):

Assertion Coverage Assertions		14		0	100.00%
Name	File(Line)		F	ailure ount	
/FIFO_top/DUT/SVA/	reset 1 assertio	n			
	FIFO_SVA.sv(6	)		0	1
/FIFO_top/DUT/SVA/	full_assertion				
	FIFO_SVA.sv(1	2)		0	1
/FIFO_top/DUT/SVA/	empty_assertion				
	FIFO_SVA.sv(1			0	1
/FIFO_top/DUT/SVA/					
	FIFO_SVA.sv(2	•		0	1
/FIFO_top/DUT/SVA/					
	FIFO_SVA.sv(3	,		0	1
/FIFO_top/DUT/SVA/					
/FTFO to DUT/CVA/	FIFO_SVA.sv(8	0)		0	1
/FIFO_top/DUT/SVA/	_	2)		0	1
/FIFO top/DUT/SVA/	FIFO_SVA.sv(8	•		0	1
/F1F0_t0p/D01/3VA/	FIFO SVA.sv(8			0	1
/FIFO_top/DUT/SVA/	_ ,	0)		V	1
/1110_cop/bo1/5VA/	FIFO SVA.sv(8	9)		0	1
/FIFO_top/DUT/SVA/					_
, . 1. o_cop, bo . , o ,	FIFO SVA.sv(9			0	1
/FIFO top/DUT/SVA/	_ ,	,		_	
	FIFO SVA.sv(9			0	1
/FIFO_top/DUT/SVA/					
	FIFO_SVA.sv(9			0	1
/FIFO_top/DUT/SVA/	read_write_empty	_assertion			
	FIFO_SVA.sv(1			0	1
/FIFO_top/DUT/SVA/					
	FIFO SVA.sv(1	04)		0	1

▼ Name	Assertion Type	Language	Enable	Failure Count	Pass Count
/uvm_pkg::uvm_reg_map::do_write/#ublk#215181159#1731/immed17	Immediate	SVA	on	0	0
/uvm_pkg::uvm_reg_map::do_read/#ublk#215181159#1771/immed17	Immediate	SVA	on	0	0
/FIFO_top/DUT/SVA/reset_1_assertion	Immediate	SVA	on	0	1
▲ /FIFO_top/DUT/SVA/full_assertion	Immediate	SVA	on	0	1
/FIFO_top/DUT/SVA/empty_assertion	Immediate	SVA	on	0	1
/FIFO_top/DUT/SVA/almostfull_assertion	Immediate	SVA	on	0	1
/FIFO_top/DUT/SVA/almostempty_assertion	Immediate	SVA	on	0	1
→ /FIFO_top/DUT/SVA/reset_2_assertion	Concurrent	SVA	on	0	1
→ /FIFO_top/DUT/SVA/write_assertion	Concurrent	SVA	on	0	1
	Concurrent	SVA	on	0	1
	Concurrent	SVA	on	0	1
→ /FIFO_top/DUT/SVA/underflow_assertion	Concurrent	SVA	on	0	1
→ /FIFO_top/DUT/SVA/write_not_full_assertion	Concurrent	SVA	on	0	1
→ /FIFO_top/DUT/SVA/read_not_empty_assertion	Concurrent	SVA	on	0	1
	Concurrent	SVA	on	0	1
	Concurrent	SVA	on	0	1

#### **Directive coverage:**




▼ Name	Language	Enabled	Log	Count	AtLeast	Limit	Weight	Cmplt %	Cmplt graph	Induded
/FIFO_top/DUT/SVA/reset_1_cover	SVA	1	Off	979	1	Unlimited	1	100%		<b>√</b>
/FIFO_top/DUT/SVA/full_cover	SVA	1	Off	960	1	Unlimited	1	100%		ľ
/FIFO_top/DUT/SVA/empty_cover	SVA	1	Off	1061	1	Unlimited	1	100%		<b>V</b>
/FIFO_top/DUT/SVA/almostfull_cover	SVA	1	Off	1140	1	Unlimited	1	100%		<b>V</b>
/FIFO_top/DUT/SVA/almostempty_cover	SVA	1	Off	705	1	Unlimited	1	100%		<b>V</b>
/FIFO_top/DUT/SVA/reset_2_cover	SVA	1	Off	519	1	Unlimited	1	100%		<b>•</b>
/FIFO_top/DUT/SVA/write_cover	SVA	1	Off	4801	1	Unlimited	1	100%		<b>-</b>
/FIFO_top/DUT/SVA/overflow_cover	SVA	1	Off	11518	1	Unlimited	1	100%		<b>I</b>
/FIFO_top/DUT/SVA/read_cover	SVA	1	Off	2471	1	Unlimited	1	100%		<b>1</b>
/FIFO_top/DUT/SVA/underflow_cover	SVA	1	Off	10207	1	Unlimited	1	100%		<b>V</b>
/FIFO_top/DUT/SVA/write_not_full_cover	SVA	1	Off	3376	1	Unlimited	1	100%		<b>I</b>
/FIFO_top/DUT/SVA/read_not_empty_cover	SVA	1	Off	747	1	Unlimited	1	100%		<b>I</b>
/FIFO_top/DUT/SVA/read_write_empty_cover	SVA	1	Off	157	1	Unlimited	1	100%		<b>•</b>
/FIFO_top/DUT/SVA/read_write_full_cover	SVA	1	Off	456	1	Unlimited	1	100%		<b>/</b>


## QuestaSim simulation waveform & transcript snippets:

#### **Labels snippets:**


Label1(When the rst\_n is asserted, All flags & internal signals should equal 0):




Label2(When rst\_n is deactivated & the FIFO is full of elements (conut=depth), The full flag should be high):




Label3(When rst\_n is deactivated & the FIFO has one element left free(conut=depth-1), The almostfull flag should be high):




Label4(When rst\_n is deactivated & the FIFO has no element inside (conut=0), The empty flag should be high):




Label5(When rst\_n is deactivated & the FIFO has only one element inside (conut=1), The empty flag should be high):



Label6(When rst\_n is deactivated, You want to read & the FIFO is not full, The wr\_ack flag should be high and wr\_ptr should increment):




Label7(When rst\_n is deactivated, You want to read & the FIFO is full, The overflow flag should be high):



Label8(When rst\_n is deactivated, You want to read & the FIFO is not empty rd\_ptr should increment and data\_out should equal mem[rd\_ptr]):

```
UVM_INFO FIFO_scoreboard_pky_sw(47) & $59785: uvm_test_cop_FIFO_env_comp.sb [run_phase] Correct Transacton received, Output is: rst_n = 0bl, data_in = 0bl110011101101000, wr_en = 0b0, rd_en = 0b0, data_cut = 0bl0100010001000, wr_ack = 0b0, overflow = 0b0, underflow = 0b0, full = 0b0, enpty = 0b0, almosteril = 0b0, almosteril = 0b0, almosteril = 0b0, almosteril = 0b0, rd_en = 0b0,
```

Label9(When rst\_n is deactivated, You want to read & the FIFO is empty underflow flag should be high):




#### Sequences snippets:

#### Reset & Write only sequences:



#### Read only sequence:



#### Write & Read together sequences:



### تم بحمد الله



لِينْ السَّمْزِ السَّمْزِ السَّمْزِ السَّمْزِ السَّمْزِ السَّمْزِ السَّمْزِ السَّمْزِ السَّمْزِ السَّمْزِ

وَأَن لَّيْسَ لِلْإِنسَانِ إِلَّا مَا سَعَىٰ ١



وَقُلِ أَعْمَلُواْ فَسَيَرَى ٱللَّهُ عَمَلَكُمْ وَرَسُولُهُ وَٱلْمُؤْمِنُونَ فَلَا اللَّهُ عَمَلَكُمْ وَرَسُولُهُ وَالْمُؤْمِنُونَ فَي وَسَتُرَدُّونَ إِلَى عَلِمِ ٱلْغَيْبِ وَٱلشَّهَدةِ فَيُنَبِّئُكُمْ بِمَاكُنُ تُمْ وَسَتُرَدُّونَ إِلَى عَلِمِ ٱلْغَيْبِ وَٱلشَّهَدةِ فَيُنَبِّئُكُمْ بِمَاكُنُ تُمْ وَسَتُرَدُّونَ فَي مَاكُنُ تُمْ وَسَتُرَدُّونَ فَي اللهِ عَلِمِ الْغَيْبِ وَٱلشَّهَادةِ فَيُنَبِّئُكُمْ بِمَاكُنُ تُمْ وَسَتُرَدُّونَ إِلَى عَلِمِ الْغَيْبِ وَٱلشَّهَادةِ فَيُنَبِّئُكُمْ بِمَاكُنُ تُمْ وَسَتُرَدُونَ إِلَى عَلِمِ الْغَيْبِ وَٱلشَّهَادةِ فَي نَبِعُنُ مَا كُنُ تُمْ وَالسَّهُ عَلَى اللَّهُ عَلَيْهِ وَالسَّهُ عَلَيْهِ وَالسَّهُ اللَّهُ عَلَيْهِ وَالسَّهُ عَلَيْهِ وَالسَّهُ عَلَيْهِ وَالسَّهُ عَلَيْهِ وَالسَّهُ عَلَيْهِ وَالسَّهُ وَالسَّهُ عَلَيْهِ وَالسَّهُ عَلَيْهِ وَالسَّهُ عَلَيْهِ وَالسَّهُ عَلَيْهِ وَالسَّهُ وَالسَّهُ عَلَيْهِ وَالسَّهُ عَلَيْهِ وَالسَّهُ عَلَيْهِ وَالسَّهُ عَلَيْهُ وَالسَّهُ عَلَيْهُ وَالسَّهُ وَالسَّهُ وَالسَّهُ وَالسَّهُ عَلَيْهُ وَالسَّهُ وَالسَّهُ وَالسَّهُ وَاللَّهُ عَلَيْهُ وَالسَّهُ وَاللَّهُ وَاللَّهُ وَاللَّهُ عَلَيْهِ عَلَيْهِ وَالسَّهُ وَاللَّهُ فَيْ اللَّهُ عَلَيْهُ وَلَا اللَّهُ عَلَيْهُ وَاللَّهُ عَلَيْهُ وَاللَّهُ عَلَيْهُ وَلَا لَهُ عَلَيْهُ وَاللَّهُ وَاللَّهُ وَالْمُ اللَّهُ عَلَيْهُ وَاللَّهُ وَالْمُعُلِقُ وَالْمُعُلِقُ وَالْمُ اللَّهُ وَاللَّهُ وَالْمُ اللَّهُ وَالْمُعَلِي وَالْمُ اللَّهُ عَلَيْهُ وَاللَّهُ عَلَيْهُ وَالْمُ اللَّهُ عَالِمُ اللَّهُ عَلَيْهُ وَاللَّهُ وَالْمُولَالَ الْمُعْلِقُ وَاللْعُلُولُ اللَّهُ عَلَيْهُ وَاللَّهُ عَلَيْهُ وَاللَّهُ عَلَيْهُ عَلَيْهُ وَاللَّهُ عَلَيْهُ اللَّهُ عَلَيْهُ وَاللَّهُ وَاللَّهُ وَاللَّهُ عَلَيْهُ وَاللَّهُ وَاللَّهُ وَاللَّهُ وَاللَّهُ وَالْمُ وَاللَّهُ وَاللَّهُ وَاللَّهُ وَاللَّهُ وَاللَّهُ وَاللَّهُ عَلَيْهُ وَاللَّهُ وَاللَّهُ وَاللَّهُ وَاللَّهُ وَالْمُؤْمِ وَالْمُعُولُ وَاللَّهُ وَاللَّهُ وَاللَّهُ وَاللَّهُ وَاللَّهُ وَالْمُ وَاللَّهُ وَالْمُولُولُ اللَّهُ وَا اللَّهُ وَاللَّهُ وَاللَّهُ وَاللَّهُ وَاللَّهُ وَاللَّهُ وَالْ