

Spartan6 - DSP48A1

By: Khaled Ahmed Hamed



Target Schematic Design:



Building Block RTL Snippet:

```
module BLOCK (D,SEL,CLK,RST,CE,BLOCK_OUT);
parameter RSTTYPE = "SYNC";
parameter WIDTH = 18;//No. of bus bits
input SEL,CLK,RST,CE;
input [WIDTH-1:0] D;
reg [WIDTH-1:0] Q;//Intetnal signal not an output
output [WIDTH-1:0] BLOCK_OUT;
generate
    if (RSTTYPE == "SYNC") begin
        always @(posedge CLK) begin
            if (RST) begin
                Q<=0;
            end
            else if (CE) begin
                Q<=D;
            end
        end
    end
    else if (RSTTYPE == "ASYNC") begin
        always @(posedge CLK or posedge RST) begin
            if (RST) begin
                Q<=0;
            end
            else if (CE) begin
                Q<=D;
            end
        end
    end
endgenerate
assign BLOCK_OUT = (SEL)? Q : D ;
```

RTL Code Snippets (Top Module):

```
module DSP4BA1 (A,B,D,C,CLK,CARRYIN,OPMODE,BCIN,RSTA,RSTB,RSTM,RSTD,RSTCARRYIN,RSTOPMODE,

CEA,CEB,CEM,CEP,CEC,CEC,CECARRYIN,CEOPMODE,PCIN,BCOUT,PCOUT,P,M,CARRYOUT,CARRYOUTF);

//Parameter (Attributes):

parameter ARREG = 0;/0: No Register

parameter ARREG = 1;/1: Registerd

parameter BREG = 0;

parameter BREG = 1;

parameter BREG = 1;

parameter DREG = 1;

parameter DREG = 1;

parameter DREG = 1;

parameter MREG = 1;

parameter MREG = 1;

parameter PREG = 1;

parame
```

```
//Fourth_Level
sasign BROUT = BIREGOUT;

wire [35:0] MULTIPLIEROUT = BIREGOUT;

bilock **(.MIDTH(a)*), RSTTYPE(RSTTYPE)**) MULTIPLIEROUT), SEL(MREG), .CLK(CLK), .RST(RSTM), .CE(CEM), .BLOCK_OUT(MREGOUT));

generate

genvar i;

for [4 = 0;1:05;1:1:1)

bif(M[1], MREGOUT[1]);

employed = disperate

wire CARRYMUNOUT = (CARRYTINSEL == "OPMODES") ? OPMODEREGOUT[5] : (CARRYTINSEL == "CARRYTIN") ? CARRYTIN : 0;

// wire CTN;

BLOCK **(.MIDTH(1), .RSTTYPE(RSTTYPE))** CYIMAMREG (.D(CARRYMUNOUT), .SEL(CARRYTINREG), .CLK(CLK), .RST(RSTCARRYTIN), .CE(CECARRYTIN), .BLOCK_OUT(CIN));

// Fifth Level

assign OMACOUT = (OPMODEREGOUT[1:0] == 0) ? 0 : (OPMODEREGOUT[1:0] == 1) ? MREGOUT : (OPMODEREGOUT[1:0] == 2) ? P : DABCONCAT;

wire [47:0] DABCONCAT = (OPMODEREGOUT[3:2] == 0) ? 0 : (OPMODEREGOUT[3:2] == 1) ? PCIN : (OPMODEREGOUT[3:2] == 2) ? P : CREGOUT;

wire [47:0] MUNZOUT;

wire [47:0] MUNZOUT;

wire [47:0] MUNZOUT = (OPMODEREGOUT[3:2] == 0) ? 0 : (OPMODEREGOUT[3:2] == 1) ? PCIN : (OPMODEREGOUT[3:2] == 2) ? P : CREGOUT;

wire [47:0] MUNZOUT = (OPMODEREGOUT[3:2] == 0) ? 0 : (OPMODEREGOUT[3:2] == 1) ? PCIN : (OPMODEREGOUT[3:2] == 2) ? P : CREGOUT;

wire [47:0] MUNZOUT = (OPMODEREGOUT[3:2] == 0) ? 0 : (OPMODEREGOUT[3:2] == 1) ? PCIN : (OPMODEREGOUT[3:2] == 2) ? P : CREGOUT;

wire [47:0] MUNZOUT = (OPMODEREGOUT[3:2] == 0) ? 0 : (OPMODEREGOUT[3:2] == 1) ? PCIN : (OPMODEREGOUT[3:2] == 2) ? P : CREGOUT;

wire [47:0] MUNZOUT = (OPMODEREGOUT[3:2] == 0) ? 0 : (OPMODEREGOUT[3:2] == 1) ? PCIN : (OPMODEREGOUT[3:2] == 2) ? P : CREGOUT;

wire [47:0] MUNZOUT = (OPMODEREGOUT[3:2] == 0) ? 0 : (OPMODEREGOUT[3:2] == 1) ? PCIN : (OPMODEREGOUT[3:2] == 2) ? P : CREGOUT;

wire [47:0] MUNZOUT = (OPMODEREGOUT[3:2] == 0) ? 0 : (OPMODEREGOUT[3:2] == 1) ? PCIN : (OPMODEREGOUT[3:2] == 2) ? P : CREGOUT;

wire [47:0] MUNZOUT = (OPMODEREGOUT[3:2] == 0) ? 0 : (OPMODEREGOUT[3:2] == 1) ? PCIN : (OPMODEREGOUT[3:2] == 2) ? P : CREGOUT = (OPMODEREGO
```

Testbench Code Snippets:

```
//Test Stimiulus Generator
    repeat(5) @(negedge CLK);
     // Release resets
     RSTA = 0; RSTB = 0; RSTM = 0; RSTP = 0; RSTC = 0; RSTD = 0; RSTCARRYIN = 0; RSTOPMODE = 0;
    // Test case 1: Basic addition A = 20; B = 50; C = 10; D = 100; CARRYIN = 0; BCIN = 5; PCIN = 40; OPMODE = 8.6011011111; //A + B + D + C
     repeat(5) @(negedge CLK);
     A = 80; B = 10; C = 10; D = 10; CARRYIN = 0; OPMODE = 8'b01010100; //A - B - D - C
     repeat(5) @(negedge CLK);
     A = 15; B = 10; C = 100; D = 5; CARRYIN = 0;
OPMODE = 8'b00101010; //A * B + D + C
     repeat(5) @(negedge CLK);
     A = 10; B = 20; C = 50; D = 10; CARRYIN = 1;
OPMODE = 8'b10001101; //A + B + D + CARRYIN
     repeat(5) @(negedge CLK);
     A = 50; B = 25; C = 200; D = 10; CARRYIN = 0; OPMODE = 8'b01111111; // Some other complex operation
     repeat(5) @(negedge CLK);
     A = 60; B = 30; C = 100; D = 10; CARRYIN = 0; BCIN = 10; OPMODE = 8'b11000010; // Perform operation using BCIN
     repeat(5) @(negedge CLK);
    // Test case 7: Complex operation using all inputs A = 70; B = 40; C = 150; D = 20; CARRYIN = 1; OPMODE = 8.51010101010; // Another complex operation
     repeat(5) @(negedge CLK);
```

```
// Test case 8: Another OPMODE setting with all inputs

A = 80; B = 50; C = 175; D = 25; CARRYIN = 0;

OPMODE = 8'b809511986; // Another operation mode


repeat(5) @(negedge CLK);

// Reset all signals and finish


RSTA = 1; RSTB = 1; RSTM = 1; RSTD = 1; RSTC = 1; RSTCARRYIN = 1; RSTOPMODE = 1;

CEA = 0; CEB = 0; CEM = 0; CEP = 0; CEC = 0; CED = 0; CECP =
```

Verification (Testbench Simulation Using QuestaSim):



Schematic (Using QuestaSim):



Transcript Snippet:

```
A= 0, B= 0, C= 0, D= 0, CARRYIN=0, PCIN= 0, OPMODE=00000000, P= 0, BCOUT= x, M= x, CARRYOUT=0 A= 0, B= 0, C= 0, D= 0, CARRYIN=0, PCIN= 0, OPMODE=00000000, P= 0, BCOUT= 0, M= 0, CARRYOUT=0 A= 20, B= 50, C= 10, D= 100, CARRYIN=0, PCIN= 40, OPMODE=01010111, P= 6871952916541, BCOUT= 0, M= 0, CARRYOUT=0 A= 80, B= 10, C= 10, D= 10, CARRYIN=0, PCIN= 40, OPMODE=01010100, P= 40, BCOUT=262104, M= 5242080, CARRYOUT=0 A= 80, B= 10, C= 10, D= 10, CARRYIN=0, PCIN= 40, OPMODE=01010100, P= 40, BCOUT=262104, M= 5242080, CARRYOUT=0 A= 81, B= 10, C= 10, D= 10, CARRYIN=0, PCIN= 40, OPMODE=01010100, P= 40, BCOUT=055, BCOUT= 10, M= 0, CARRYOUT=0 A= 15, B= 10, C= 100, D= 5, CARRYIN=0, PCIN= 40, OPMODE=01010100, P=281474976710655, BCOUT= 10, M= 800, CARRYOUT=0 A= 15, B= 10, C= 100, D= 5, CARRYIN=0, PCIN= 40, OPMODE=0101010, P=281474976710655, BCOUT= 10, M= 150, CARRYOUT=10, B= 20, C= 50, D= 10, CARRYIN=1, PCIN= 40, OPMODE=01001101, P=281474976710556, BCOUT= 10, M= 150, CARRYOUT=10, B= 20, C= 50, D= 10, CARRYIN=1, PCIN= 40, OPMODE=10001101, P=281474976710556, BCOUT= 20, M= 20, CARRYOUT=10, A= 50, B= 25, C= 200, D= 10, CARRYIN=1, PCIN= 40, OPMODE=010111111, P= 687207874786, BCOUT=262134, M= 2621340, CARRYOUT=0, A= 50, B= 25, C= 200, D= 10, CARRYIN=0, PCIN= 40, OPMODE=01111111, P= 687207874786, BCOUT=262134, M= 2621340, CARRYOUT=0, A= 50, B= 25, C= 200, D= 10, CARRYIN=0, PCIN= 40, OPMODE=01111111, P= 687207874786, BCOUT=262134, M= 2621340, CARRYOUT=0, A= 50, B= 25, C= 200, D= 10, CARRYIN=0, PCIN= 40, OPMODE=01111111, P= 687207874786, BCOUT=262134, M= 2621340, CARRYOUT=0, A= 50, B= 25, C= 200, D= 10, CARRYIN=0, PCIN= 40, OPMODE=01111111, P= 687207874786, BCOUT=262134, M= 2621340, CARRYOUT=0, A= 50, B= 25, C= 200, D= 10, CARRYIN=0, PCIN= 40, OPMODE=01111111, P= 687207874786, BCOUT=262134, M= 2621340, CARRYOUT=0, A= 50, B= 25, C= 200, D= 10, CARRYIN=0, PCIN= 40, OPMODE=01111111, P= 687207874786, BCOUT=262134, M= 2621340, CARRYOUT=0, A= 50, B= 25, C= 200, D= 10, CARRYIN=0, PCIN= 40, OPMODE=01111111, P= 687207874786, BCOUT=262134, M= 2621340,
```


Do file Snippet:

```
vlib work
vlog BLOCK.V DSP48A1.v DSP48A1_tb.v
vsim -voptargs=+acc work.DSP48A1_tb
add wave *
run -all
#quit -sim
```

Snippets From Vivado:


Elaboration:

Schematic:




Messages Tab:


No critical warning



Synthesis:

Schematic:






Messages Tab:

No Critical Warning



Utilization Report:




Timing Summary Report:

Design Timing Summary


etup		Hold		Pulse Width	
Worst Negative Slack (WNS):	5.168 ns	Worst Hold Slack (WHS):	0.182 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	106	Total Number of Endpoints:	106	Total Number of Endpoints:	145

implementation:

Schematic:




Device:



Messages Tab:


No critical warning



Utilization Report:

Summary

Resource	Utilization	Available	Utilization %
LUT	229	133800	0.17
FF	144	267600	0.05
DSP	1	740	0.14
10	327	500	65.40



Timing Summary Report:

esign Timing Summary								
Setup		Hold		Pulse Width				
Worst Negative Slack (WNS):	3.962 ns	Worst Hold Slack (WHS):	0.273 ns	Worst Pulse Width Slack (WPWS):	4.500 ns			
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns			
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0			
Total Number of Endpoints:	107	Total Number of Endpoints:	107	Total Number of Endpoints:	146			
ll user specified timing constrai	nts are met.							

Power Report:

Total On-Chip Power:

Confidence level:

Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Design Power Budget: Not Specified

Power Budget Margin: N/A

Junction Temperature: 25.4°C


Thermal Margin: 74.6°C (50.8 W)

Effective 9JA: 1.5°C/W

Power supplied to off-chip devices: 0 W

0.277 W

<u>Launch Power Constraint Advisor</u> to find and fix invalid switching activity



Messages tab after the whole flow:

No critical warning



Constraints File:

constraint file that has only timing constraint which defines the clock frequency to 100 MHz to pin W5:

```
6 ## Clock signal
7 set_property -dict { PACKAGE_PIN W5 IOSTANDARD LVCMOS33 } [get_ports CLK]
8 create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports CLK]
```

Appendix:

https://drive.google.com/drive/u/0/folders/1CnSlv8lkYDRzgwfwNz1HUHx4fkogawn9