



Spartan6 - DSP48A1

By : Khaled Ahmed Hamed



Target Schematic Design:



Building Block RTL Snippet:

```

module BLOCK (D,SEL,CLK,RST,CE,BLOCK_OUT);
parameter RSTTYPE = "SYNC";
parameter WIDTH = 18;//No. of bus bits
input SEL,CLK,RST,CE;
input [WIDTH-1:0] D;
reg [WIDTH-1:0] Q;//Internal signal not an output
output [WIDTH-1:0] BLOCK_OUT;
generate
    if (RSTTYPE == "SYNC") begin
        always @(posedge CLK) begin
            if (RST) begin
                Q<=0;
            end
            else if (CE) begin
                Q<=D;
            end
        end
    end
    else if (RSTTYPE == "ASYNC") begin
        always @(posedge CLK or posedge RST) begin
            if (RST) begin
                Q<=0;
            end
            else if (CE) begin
                Q<=D;
            end
        end
    end
endgenerate
assign BLOCK_OUT = (SEL)? Q : D ;
endmodule

```

RTL Code Snippets (Top Module):

```
1 module DSP48A1 (A,B,D,C,CLK,CARRYIN,OPMODE,BCIN,RSTA,RSTB,RSTM,RSTP,RSTC,RSTD,RSTCARRYIN,RSTOPMODE,
2   CEA,CEB,CEM,CEP,CEC,CED,CECARRYIN,CEOPMODE,PCIN,BCOUT,PCOUT,P,M,CARRYOUT,CARRYOUTF);
3 //Parameter (Attributes):
4 parameter ABREG = 0 ;//0 : No Register
5 parameter AIREG = 1 ;//1 : Registerd
6 parameter BOREG = 0 ;
7 parameter BIREG = 1 ;
8 parameter CREG = 1;
9 parameter DREG = 1 ;
10 parameter MREG = 1 ;
11 parameter PREG = 1 ;
12 parameter CARRYINREG = 1 ;
13 parameter CARRYOUTREG = 1 ;
14 parameter OPMODEREG = 1;
15 parameter CARRYINSEL = "OPMODE5" ;// CARRYIN or OPMODE5 , Default: OPMODE5
16 parameter B_INPUT = "DIRECT" ;// DIRECT from B input or CASCADE from the previous DSP48A1 slice, Default: DIRECT, if neither MUX Out =0
17 parameter RSTTYPE = "SYNC" ;//ASYNC or SYNC , Default: SYNC
18 //Data Ports:
19 input [17:0] A,B,D;
20 input [47:0] C;
21 output [35:0] M;
22 output [47:0] P;
23 input CARRYIN ;
24 output CARRYOUT, CARRYOUTF;
25 //Control Input Ports:
26 input CLK;
27 input [7:0] OPMODE;
28 //Clock Enable Input Ports:
29 input CEA, CEB, CEC, CECARRYIN, CED, CEM, CEOPMODE, CEP;
30 //Reset Input Ports:
31 input RSTA, RSTB, RSTC, RSTCARRYIN, RSTD, RSTM, RSTOPMODE, RSTP;
32 //Cascade Ports:
33 output [17:0] BCOUT;
34 input [47:0] PCIN ;
35 output [47:0] PCOUT ;
36 input [17:0] BCIN ;
```

```
37 //Design
38 //First Level
39 wire [17:0] DREGOUT ;
40 BLOCK #(WIDTH(18),RSTTYPE(RSTTYPE)) DMUXREG (.D(D),.SEL(DREG),.CLK(CLK),.RST(RSTD),.CE(CED),.BLOCK_OUT(DREGOUT));
41
42 wire [17:0] BOMUXOUT ;
43 wire [17:0] BOREGOUT ;
44 assign BOMUXOUT = (B_INPUT == "DIRECT") ? B : (B_INPUT == "CASCADE") ? BCIN : 0 ;
45 BLOCK #(WIDTH(18),RSTTYPE(RSTTYPE)) BOMUXREG (.D(BOMUXOUT),.SEL(BOREG),.CLK(CLK),.RST(RSTB),.CE(CEB),.BLOCK_OUT(BOREGOUT));
46
47 wire [17:0] ABREGOUT ;
48 BLOCK #(WIDTH(18),RSTTYPE(RSTTYPE)) ABMUXREG (.D(A),.SEL(ABREG),.CLK(CLK),.RST(RSTA),.CE(CEA),.BLOCK_OUT(ABREGOUT));
49
50 wire [47:0] CREGOUT ;
51 BLOCK #(WIDTH(48),RSTTYPE(RSTTYPE)) CMUXREG (.D(C),.SEL(CREG),.CLK(CLK),.RST(RSTC),.CE(CEC),.BLOCK_OUT(CREGOUT));
52
53 //Second Level
54 wire [7:0] OPMODEREGOUT ;
55 BLOCK #(WIDTH(8),RSTTYPE(RSTTYPE)) OPMODEMUXREG (.D(OPMODE),.SEL(OPMODEREG),.CLK(CLK),.RST(RSTOPMODE),.CE(CEOPMODE),.BLOCK_OUT(OPMODEREGOUT));
56
57 wire [17:0] PREADDEROUT;
58 assign PREADDEROUT = (OPMODEREGOUT[6]) ? (DREGOUT + BOREGOUT) : (DREGOUT + BOREGOUT) ;
59
60 wire [17:0] PREMUXOUT ;
61 assign PREMUXOUT = (OPMODEREGOUT[4]) ? PREADDEROUT : BOREGOUT ;
62
63 //Third Level
64 wire [17:0] BIREGOUT ;
65 BLOCK #(WIDTH(18),RSTTYPE(RSTTYPE)) BIMUXREG (.D(PREMUXOUT),.SEL(BIREG),.CLK(CLK),.RST(RSTB),.CE(CEB),.BLOCK_OUT(BIREGOUT));
66
67 wire [17:0] AIREGOUT ;
68 BLOCK #(WIDTH(18),RSTTYPE(RSTTYPE)) AIMUXREG (.D(ABREGOUT),.SEL(AIREG),.CLK(CLK),.RST(RSTA),.CE(CEA),.BLOCK_OUT(AIREGOUT));
```

```
69 //Fourth Level
70 assign BCOUT = BIREGOUT ;
71
72 wire [35:0] MULTIPLIEROUT ;
73 assign MULTIPLIEROUT = BIREGOUT * AIREGOUT ;
74
75 wire [35:0] MREGOUT;
76 BLOCK #(WIDTH(36),RSTTYPE(RSTTYPE)) MMUXREG (.D(MULTIPLIEROUT),.SEL(MREG),.CLK(CLK),.RST(RSTM),.CE(CEM),.BLOCK_OUT(MREGOUT));
77
78
79 generate
80   genvar i;
81   for(i = 0;i<36;i=i+1)
82     buf[M[i],MREGOUT[i]];
83 endgenerate
84
85 wire CARRYMUXOUT ;
86 assign CARRYMUXOUT = (CARRYINSEL == "OPMODE5") ? OPMODEREGOUT[5] : (CARRYINSEL == "CARRYIN") ? CARRYIN : 0 ;
87
88 wire CIN;
89 BLOCK #(WIDTH(1),RSTTYPE(RSTTYPE)) CIMUXREG (.D(CARRYMUXOUT),.SEL(CARRYINREG),.CLK(CLK),.RST(RSTCARRYIN),.CE(CECARRYIN),.BLOCK_OUT(CIN));
90
91 //Fifth Level
92 wire [47:0] MUXOUT;
93 wire [47:0] DABCONCAT ;
94 assign DABCONCAT = {0[11:0],A[17:0],0[17:0]} ;
95 assign MUXOUT = (OPMODEREGOUT[1:0] ==0) ? 0 : (OPMODEREGOUT[1:0] ==1) ? MREGOUT : (OPMODEREGOUT[1:0] ==2) ? P : DABCONCAT ;
96
97 wire [47:0] MUXZOUT;
98 assign MUXZOUT = (OPMODEREGOUT[3:2] ==0) ? 0 : (OPMODEREGOUT[3:2] ==1) ? PCIN : (OPMODEREGOUT[3:2] ==2) ? P : CREGOUT ;
99
100 wire [47:0] POSTADDERSUM;
101 wire POSTADDERCOUT;
102 assign (POSTADDERCOUT,POSTADDERSUM) = (OPMODEREGOUT[7]) ? (MUXZOUT - (MUXOUT + CIN)) : (MUXOUT + MUXOUT + CIN) ;
103
104 BLOCK #(WIDTH(1),RSTTYPE(RSTTYPE)) CYOMUXREG (.D(POSTADDERCOUT),.SEL(CARRYOUTREG),.CLK(CLK),.RST(RSTCARRYIN),.CE(CECARRYIN),.BLOCK_OUT(CARRYOUT));
105 assign CARRYOUTF = CARRYOUT;
106
107 BLOCK #(WIDTH(48),RSTTYPE(RSTTYPE)) PMUXREG (.D(POSTADDERSUM),.SEL(PREG),.CLK(CLK),.RST(RSTP),.CE(CEP),.BLOCK_OUT(P));
108 assign PCOUT = P ;
109 endmodule
```

Testbench Code Snippets:

```
1  `timescale 1ns/1ps
2  module DSP48A1_tb();
3  parameter A0REG = 0 ;
4  parameter A1REG = 1 ;
5  parameter B0REG = 0 ;
6  parameter B1REG = 1 ;
7  parameter CREG = 1 ;
8  parameter DREG = 1 ;
9  parameter MREG = 1 ;
10 parameter PREG = 1 ;
11 parameter CARRYINREG = 1 ;
12 parameter CARRYOUTREG = 1 ;
13 parameter OPMODEREG = 1 ;
14 parameter CARRYINSEL = "OPMODE5" ;
15 parameter B_INPUT = "DIRECT" ;
16 parameter RSTTYPE = "SYNC" ;
17 //Signals Declaration
18 reg [17:0] A, B, D;
19 reg [47:0] C, PCIN;
20 reg CLK, CARRYIN;
21 reg [7:0] OPMODE;
22 reg RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTCARRYIN, RSTOPMODE;
23 reg CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEOPMODE;
24 reg [17:0] BCIN;
25 wire [17:0] BOUT;
26 wire [47:0] PCOUT, P;
27 wire [35:0] M;
28 wire CARRYOUT, CARRYOUTF;
29 //DUT INSTANTIATION
30 DSP48A1 #(A0REG(A0REG), A1REG(A1REG), B0REG(B0REG), B1REG(B1REG), CREG(CREG), DREG(DREG), MREG(MREG), PREG(PREG), CARRYINREG(CARRYINREG), CARRYOUTREG(CARRYOUTREG),
31 OPMODEREG(OPMODEREG), CARRYINSEL(CARRYINSEL), B_INPUT(B_INPUT), RSTTYPE(RSTTYPE)) DUT (.A(A), .B(B), .D(D), .CLK(CLK), .CARRYIN(CARRYIN), .OPMODE(OPMODE),
32 .BCIN(BCIN), .RSTA(RSTA), .RSTB(RSTB), .RSTM(RSTM), .RSTP(RSTP), .RSTC(RSTC), .RSTD(RSTD), .RSTCARRYIN(RSTCARRYIN), .RSTOPMODE(RSTOPMODE), .CEA(CEA), .CEB(CEB), .CEM(CEM),
33 .CEP(CEP), .CEC(CEC), .CED(CED), .CECARRYIN(CECARRYIN), .CEOPMODE(CEOPMODE), .PCIN(PCIN), .BOUT(BOUT), .PCOUT(PCOUT), .P(P), .M(M), .CARRYOUT(CARRYOUT), .CARRYOUTF(CARRYOUTF));
34 // Clock generation
35 initial begin
36   CLK = 0;
37   forever
38     #1 CLK = ~CLK;
39 end
40
```


```
41 //Test Stimulus Generator
42 initial begin
43   // Initialize and reset signals
44   RSTA = 1; RSTB = 1; RSTM = 1; RSTP = 1; RSTC = 1; RSTD = 1; RSTCARRYIN = 1; RSTOPMODE = 1;
45   CEA = 1; CEB = 1; CEM = 1; CEP = 1; CEC = 1; CED = 1; CECARRYIN = 1; CEOPMODE = 1;
46   A = 0; B = 0; C = 0; D = 0; CARRYIN = 0; BCIN = 0; PCIN = 0;
47   OPMODE = 8'b00000000;
48   repeat(5) @(negedge CLK);
49
50   // Release resets
51   RSTA = 0; RSTB = 0; RSTM = 0; RSTP = 0; RSTC = 0; RSTD = 0; RSTCARRYIN = 0; RSTOPMODE = 0;
52
53   // Test case 1: Basic addition
54   A = 20; B = 50; C = 10; D = 100; CARRYIN = 0; BCIN = 5; PCIN = 40;
55   OPMODE = 8'b01101111; //A + B + D + C
56   repeat(5) @(negedge CLK);
57
58   // Test case 2: Basic subtraction
59   A = 80; B = 10; C = 10; D = 10; CARRYIN = 0;
60   OPMODE = 8'b01010100; //A - B - D - C
61   repeat(5) @(negedge CLK);
62
63   // Test case 3: Multiplication with addition
64   A = 15; B = 10; C = 100; D = 5; CARRYIN = 0;
65   OPMODE = 8'b00101010; //A * B + D + C
66   repeat(5) @(negedge CLK);
67
68   // Test case 4: Accumulation with CARRYIN
69   A = 10; B = 20; C = 50; D = 10; CARRYIN = 1;
70   OPMODE = 8'b10001101; //A + B + D + CARRYIN
71   repeat(5) @(negedge CLK);
72
73   // Test case 5: Chained operations with different OPMODE
74   A = 50; B = 25; C = 200; D = 10; CARRYIN = 0;
75   OPMODE = 8'b01111111; // Some other complex operation
76   repeat(5) @(negedge CLK);
77
78   // Test case 6: Cascade input (BCIN) handling
79   A = 60; B = 30; C = 100; D = 10; CARRYIN = 0; BCIN = 10;
80   OPMODE = 8'b11000010; // Perform operation using BCIN
81   repeat(5) @(negedge CLK);
82
83   // Test case 7: Complex operation using all inputs
84   A = 70; B = 40; C = 150; D = 20; CARRYIN = 1;
85   OPMODE = 8'b10101010; // Another complex operation
86   repeat(5) @(negedge CLK);
87
```

```


88 // Test case 8: Another OPMODE setting with all inputs
89 A = 80; B = 50; C = 175; D = 25; CARRYIN = 0;
90 OPMODE = 8'b00011000; // Another operation mode
91 repeat(5) @(negedge CLK);
92
93 // Reset all signals and finish
94 RSTA = 1; RSTB = 1; RSTM = 1; RSTP = 1; RSTC = 1; RSTD = 1; RSTCARRYIN = 1; RSTOPMODE = 1;
95 CEA = 0; CEB = 0; CEM = 0; CEP = 0; CEC = 0; CED = 0; CECARRYIN = 0; CEOPMODE = 0;
96 A = 0; B = 0; C = 0; D = 0; CARRYIN = 0; BCIN = 0; PCIN = 0; OPMODE = 8'b00000000;
97 repeat(10) @(negedge CLK);
98
99 $stop;
100 end
101 //Test Monitor & Results
102 initial begin
103     $monitor("A=%d, B=%d, C=%d, D=%d, CARRYIN=%d ,PCIN=%d , OPMODE=%b, P=%d,BCOUT=%d ,M=%d ,CARRYOUT=%d", A, B, C, D,CARRYIN ,PCIN , OPMODE ,P,BCOUT ,M , CARRYOUT);
104 end
105 endmodule

```

Verification (Testbench Simulation Using QuestaSim):



Schematic (Using QuestaSim):



Transcript Snippet:

```

A= 0, B= 0, C= 0, D= 0, CARRYIN=0 ,PCIN= 0 , OPMODE=00000000, P= 0,BCOUT= x ,M= x ,CARRYOUT=0
A= 0, B= 0, C= 0, D= 0, CARRYIN=0 ,PCIN= 0 , OPMODE=00000000, P= 0,BCOUT= 0 ,M= 0 ,CARRYOUT=0
A= 20, B= 50, C= 10, D= 100, CARRYIN=0 ,PCIN= 40 , OPMODE=01101111, P= 6871952916541,BCOUT= 0 ,M= 0 ,CARRYOUT=0
A= 20, B= 50, C= 10, D= 100, CARRYIN=0 ,PCIN= 40 , OPMODE=01101111, P= 6871952916541,BCOUT= 50 ,M= 1000 ,CARRYOUT=0
A= 80, B= 10, C= 10, D= 10, CARRYIN=0 ,PCIN= 40 , OPMODE=01010100, P= 40,BCOUT=262104 ,M= 5242080 ,CARRYOUT=0
A= 80, B= 10, C= 10, D= 10, CARRYIN=0 ,PCIN= 40 , OPMODE=01010100, P= 40,BCOUT= 0 ,M= 0 ,CARRYOUT=0
A= 15, B= 10, C= 100, D= 5, CARRYIN=0 ,PCIN= 40 , OPMODE=00101010, P=281474976710655,BCOUT= 10 ,M= 800 ,CARRYOUT=1
A= 15, B= 10, C= 100, D= 5, CARRYIN=0 ,PCIN= 40 , OPMODE=00101010, P=281474976710655,BCOUT= 10 ,M= 150 ,CARRYOUT=1
A= 10, B= 20, C= 50, D= 10, CARRYIN=1 ,PCIN= 40 , OPMODE=10001101, P=281474976710556,BCOUT= 10 ,M= 150 ,CARRYOUT=1
A= 10, B= 20, C= 50, D= 10, CARRYIN=1 ,PCIN= 40 , OPMODE=10001101, P=281474976710506,BCOUT= 20 ,M= 200 ,CARRYOUT=1
A= 50, B= 25, C= 200, D= 10, CARRYIN=0 ,PCIN= 40 , OPMODE=01111111, P= 687207874786,BCOUT=262134 ,M= 2621340 ,CARRYOUT=0
A= 50, B= 25, C= 200, D= 10, CARRYIN=0 ,PCIN= 40 , OPMODE=01111111, P= 687207874786,BCOUT=262129 ,M= 13106450 ,CARRYOUT=0

```


Do file Snippet:

```
vlib work
vlog BLOCK.V DSP48A1.v DSP48A1_tb.v
vsim -voptargs=+acc work.DSP48A1_tb
add wave *
run -all
#quit -sim
```

Snippets From Vivado:


Elaboration:


Schematic:



Messages Tab:

No critical warning






Timing Summary Report:


Design Timing Summary			
Setup		Hold	Pulse Width
Worst Negative Slack (WNS): 5.168 ns		Worst Hold Slack (WHS): 0.182 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns		Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0		Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 106		Total Number of Endpoints: 106	Total Number of Endpoints: 145
All user specified timing constraints are met.			

implementation:

Schematic:




Device:



Messages Tab:


No critical warning



Utilization Report:

Summary

Resource	Utilization	Available	Utilization %
LUT	229	133800	0.17
FF	144	267600	0.05
DSP	1	740	0.14
IO	327	500	65.40



Timing Summary Report:

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 3.962 ns	Worst Hold Slack (WHS): 0.273 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 107	Total Number of Endpoints: 107	Total Number of Endpoints: 146

All user specified timing constraints are met.

Power Report:


Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power:	0.277 W
Design Power Budget:	Not Specified
Power Budget Margin:	N/A
Junction Temperature:	25.4°C
Thermal Margin:	74.6°C (50.8 W)
Effective θ_{JA} :	1.5°C/W
Power supplied to off-chip devices:	0 W
Confidence level:	Low

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity

On-Chip Power



Messages tab after the whole flow:

No critical warning



Constraints File:

constraint file that has only timing constraint which defines the clock frequency to 100 MHz to pin W5:

```
6  ## Clock signal
7  set_property -dict { PACKAGE_PIN W5    IOSTANDARD LVCMOS33 } [get_ports CLK]
8  create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports CLK]
9
```

Appendix:

<https://drive.google.com/drive/u/0/folders/1CnSlv8lkYDRzgfwNz1HUHx4fkogawn9>