MC68000 Instruction Set

			Data					
Instruction	Instruction Description	Assembler Syntax	Size	X	N	Z	V	C
ADD	ADD binary	-(Ax),-(Ay)/Dn, <ea>/<ea>,Dn</ea></ea>	BWL	*	*	*	*	*
ADDA	ADD binary to An	<ea>,An</ea>		-	-	-	-	_
ADDI	ADD Immediate	#x, <ea></ea>	BWL	*	*	*	*	*
ADDQ	ADD 3-bit immediate	#<1-8>, <ea></ea>	BWL	*	*	*	*	*
ADDX	ADD eXtended	Dy,Dx	BWL	*	*	*	*	*
AND	Bit-wise AND	-(Ay),-(Ax)/ <ea>,Dn/ Dn,<ea></ea></ea>	BWL	-	*	*	0	0
ANDI	Bit-wise AND with Immediate	# <data>,<ea></ea></data>	BWL	-	*	*	0	0
ASL	Arithmetic Shift Left	#<1-8>,Dy/ Dx,Dy/ <ea></ea>	BWL	*	*	*	*	*
ASR	Arithmetic Shift Right		BWL	*	*	*	*	*
Bcc	Conditional Branch	Bcc.S <label>\ Bcc.W <label></label></label>	BW-	-	-	-	-	-
BCHG	Test a Bit and CHanGe	Dn, <ea>/ #<data>,<ea></ea></data></ea>	B-L	-	ı	*	-	-
BCLR	Test a Bit and CLeaR		B-L	1	-	*	-	-
BSET	Test a Bit and SET		B-L	-	-	*	-	-
BSR	Branch to SubRoutine	BSR.S <label>/ BSR.W <label></label></label>	BW-	-	-		-	-
BTST	Bit TeST	Dn, <ea>/ #<data>,<ea></ea></data></ea>	B-L	-	-	*	-	-
CHK	CHecK Dn Against Bounds	<ea>,Dn</ea>	-W-	-	*	U	U	U
CLR	CLeaR	<ea></ea>	BWL	-	0	1	0	0
CMP	CoMPare	<ea>,Dn</ea>	BWL	-	*	*	*	*
CMPA	CoMPare Address	<ea>,An</ea>		-	*	*	*	*
CMPI	CoMPare Immediate	# <data>,<ea></ea></data>	BWL	-	*	*	*	*
CMPM	CoMPare Memory	(Ay)+,(Ax)+	BWL	-	*	*	*	*
DBcc	Looping Instruction	DBcc Dn, <label></label>	-W-	-	-	_	_	_
DIVS	DIVide Signed	<ea>,Dn</ea>	-W-	_	*	*	*	0
DIVU	DIVide Unsigned	<ea>,Dn</ea>	-W-	_	*	*	*	0
EOR	Exclusive OR	Dn, <ea></ea>	BWL	_	*	*	0	0
EORI	Exclusive OR Immediate	# <data>,<ea></ea></data>	BWL	_	*	*	0	0
EXG	Exchange any two registers	Rx,Ry		-	-	_	_	-
EXT	Sign EXTend	Dn		-	*	*	0	0
JMP	JuMP to Affective Address	<ea></ea>		_	_	-	-	_
JSR	Jump to SubRoutine	<ea></ea>		_	_	-	_	_
LSL	Logical Shift Left	Dx,Dy/#<1-8>,Dy/ <ea></ea>	BWL	*	*	*	0	*
LSR	Logical Shift Right		BWL	*	*	*	0	*
MOVE	Between Effective Addresses	<ea>,<ea></ea></ea>	BWL	_	*	*	0	0
MOVE	To CCR	<ea>,CCR</ea>	-W-	Ι	Ī	I	Ĭ	I
MOVE	To SR	<ea>,SR</ea>	-W-	I	I	I	I	I
MOVE	From SR	SR, <ea></ea>	-W-	_	_	_	_	_
MOVE	USP to/from Address Register	USP,An/n,USP		_	_		_	_
MOVEA	MOVE Address	<register list="">,<ea></ea></register>		_	_	-	_	_
MOVEM	MOVE Multiple	<pre><ea>,<register list=""></register></ea></pre>		_	_		_	_
MOVEQ	MOVE 8-bit immediate	#<-128.+127>,Dn		_	*	*	0	0
MULS	MULtiply Signed	<ea>,Dn</ea>	-W-		*	*	0	0
MULU	MULtiply Unsigned	<ea>,Dn</ea>	-W-		*	*	0	0
NEG	NEGate	<ea></ea>	BWL	*	*	*	*	*
NEGX	NEGate with eXtend	<ea></ea>	BWL	*	*	*	*	*
NOT	Form one's complement	<ea></ea>	BWL		*	*	0	0
OR	Bit-wise OR	<ea>,Dn/Dn,<ea></ea></ea>	BWL	H	*	*	0	0
ORI	Bit-wise OR Bit-wise OR with Immediate		BWL	-	*	*	0	0
		# <data>,<ea></ea></data>		-	*	*	0	*
ROL	ROtate Left	#<1-8>,Dy\ Dx,Dy/ <ea></ea>	BWL	-	*	*	0	*
ROR	ROtate Right		BWL	*	*	*	_	*
ROXL	ROtate Left with eXtend		BWL	^	~	*	0	~

ROXR	ROtate Right with eXtend		BWL	*	*	*	0	*
RTE	ReTurn from Exception	RTE		Ι	I	I	I	Ι
RTR	ReTurn and Restore	RTR		I	I	I	I	Ι
RTS	ReTurn from Subroutine	RTS		-	ı	-	-	-
Scc	Set to -1 if True, 0 if	False <ea></ea>	В	-	ı	-	-	-
SUB	SUBtract binary	Dn, <ea>/<ea>,Dn</ea></ea>	BWL	*	*	*	*	*
SUBA	SUBtract binary from An	<ea>,An</ea>		-	ı	-	-	-
SUBI	SUBtract Immediate	#x, <ea></ea>	BWL	*	*	*	*	*
SUBQ	SUBtract 3-bit immediate	# <data>,<ea></ea></data>	BWL	*	*	*	*	*
SUBX	SUBtract eXtended	$Dy,Dx-\ (Ay),-(Ax)$	BWL	*	*	*	*	*
SWAP	SWAP words of Dn	Dn	-W-	-	*	*	0	0
TRAP	Execute TRAP Exception	# <vector></vector>		-	-	-	-	-
TRAPV	TRAPV Exception if V-bit	Set TRAPV		-	-	-	-	-
TST	TeST for negative or zer	o <ea></ea>	BWL	-	*	*	0	0

Symbol	Meaning	
*	Set according to result of operation	
-	Not affected	
0	Cleared	
1	Set	
U	Outcome (state after operation) undefined	
I	Set by immediate data	
<ea></ea>	Effective Address Operand	
<data></data>	Immediate data	
<label></label>	Assembler label	
<vector></vector>	TRAP instruction Exception vector (0-15)	
<rg.lst></rg.lst>	MOVEM instruction register specification list	
<displ.></displ.>	LINK instruction negative displacement	
	Same as previous instruction	

Condition Codes for Bcc, DBcc and Scc Instructions

Relationship	Signed	Unsigned	
D1 < D0	CS - Carry Bit Set	LT - Less Than	
D1 <= D0	LS - Lower or Same	LE - Less than or Equal	
D1 = D0	EQ - Equal (Z-bit Set)	EQ - Equal (Z-bit Set)	
		NE - Not Equal (Z-bit	
D1 != D0	NE - Not Equal (Z-bit Clear)	Clear)	
D1 > D0	HI - HIgher than	GT - Greater Than	
D1 >= D0	CC - Carry Bit Clear PL - PLus (N-bit Clear) VC - V-bit Clear (No Overflow)	GE - Greater than or Equal MI - Minus (N-bit Set) VS - V-bit Set (Overflow)	
	RA - BRanch Always	, in the second	
DBcc Only	F - Never Terminate (DBRA is an alternate to DBF) T - Always Terminate		
Scc Only	SF - Never Set ST - Always Set		