68000 Instruction Set Summary

			68000 Instruction	. Set Summary	-									
Mnemonic	. Data	Operands	Instruction Description	Condition Codes	A P	(An)	(An)+	-(An)	w(An)	(X) (11) (X)	_	label(PC)	label(PC,Rx)	#immed
	Size			X N Z V C	<ea></ea>	- A	.11ov	wed	Addı	ess	ing	Mod	les	
ABCD	B	Dy,Dx -(Ay),-(Ax)	Add BCD with extend	* U * U *										
ADD	BWL	Dn, <ea> <ea>,Dn</ea></ea>	ADD binary	* * * *	х х . 1							х	х	х
ADDA	-WL	<ea>,An</ea>	ADD binary to An											
ADDI	BWL	#x, <ea></ea>	ADD Immediate	* * * * *	. X	•				•		Х	Х	Х
ADDQ	BWL	#<1-8>, <ea></ea>	ADD 3-bit immediate	* * * * *				-				Х	Х	Х
ADDX	BWL	Dy,Dx -(Ay),-(Ax)	ADD eXtended	* * * *										
AND	BWL	<ea>,Dn Dn,<ea></ea></ea>	Bit-wise AND	- * * 0 0	. X X X							X	Х	X
ANDI	BWL B	# <data>,<ea> #<data>,CCR</data></ea></data>	Bit-wise AND with Immediate	- * * 0 0 * * * *	. X							Х	Х	Х
	-W-	# <data>,CCR</data>		* * * * *										
ASL	BWL -W-	#<1-8>,Dy Dx,Dy <ea></ea>	Arithmetic Shift Left Dy shifted by Dx mod 64 One bit shift only	* * * *	х х							Х	Х	х
ASR	BWL	#<1-8>,Dy	Arithmetic Shift Right	* * * * *										
	-W-	Dx,Dy <ea></ea>	Dy shifted by Dx mod 64 One bit shift only		х х							Х	Х	х
Bcc*	Bcc.S Bcc	<label></label>	Conditional Branch * See notes at end for cond:	 itions										
David		5	m i b'i larra		0 **	2	2			2	2			
BCHG	B-L	Dn, <ea> #<data>,<ea></ea></data></ea>	Test a Bit and CHanGe	*	2 X 2 X	3		3 3			3		X	
BCLR	B-L	Dn, <ea> #<data>,<ea></ea></data></ea>	Test a Bit and CLeaR	*	2 X 2 X	3	_	3 3		_	3		X X	
BSET	B-L	Dn, <ea> #<data>,<ea></ea></data></ea>	Test a Bit and SET	*	2 X 2 X	3		3 3	3 3		3	X X	X X	
BSR	BSR.S BSR	<label></label>	Branch to SubRoutine											
BTST	B-L	Dn, <ea> #<data>,<ea></ea></data></ea>	Bit TeST	*	2 X 2 X			3 3	3 3		3	3	3	
CHK	−W−	<ea>,Dn</ea>	CHeck Dn Against Bounds	- * U U U	. X		٠	•		٠	٠			
CLR	BWL	<ea></ea>	CLeaR	- 0 1 0 0	. X	•	•	•		•		Х	Х	Х
CMP	BWL	<ea>,Dn</ea>	CoMPare	_ * * * *	. 1	•	•	•		•		•		•
CMPA	-WL	<ea>,An</ea>	CoMPare Address	_ * * * *		•		•	•	•		•	•	•
CMPI	BWL	# <data>,<ea></ea></data>	CoMPare Immediate	_ * * * *	. X	•	•	•		•	•	Х	Х	Х
CMPM	BWL	(Ay)+,(Ax)+	CoMPare Memory	_ * * * *										
DBcc*	−W−	DBcc Dn, <label></label>	Looping Instruction * See notes at end for condi	 itions										
DIVS	-M-	<ea>,Dn</ea>	DIVide Signed	- * * * 0	. X	•	•	•						•
DIVU	-W-	<ea>,Dn</ea>	DIVide Unsigned	- * * * 0	. X									

68000 Instruction Set Summary

Mnemonic	Data	Operands	Instruction Description	Condition Codes	5	An	(An)	(An)+	-(An)	w(An)	b(An,Rx)	>	_	label(PC)	label(PC,R	#immed
	Size			X N Z V C	<e< th=""><th>a></th><th>- A</th><th>11c</th><th>wed</th><th>l Ad</th><th>dre</th><th>ssi</th><th>ng</th><th>Mod</th><th>les</th><th></th></e<>	a>	- A	11c	wed	l Ad	dre	ssi	ng	Mod	les	
EOR	BWL	Dn, <ea></ea>	Exclusive OR	- * * 0 0		Х							•	Х	Х	Х
EORI	BWL B -W-	# <data>,<ea> #<data>,CCR #<data>,SR</data></data></ea></data>	Exclusive OR Immediate	- * * 0 0 * * * * *		Х	٠	٠		٠			٠	Х	X	X
EXG	L	Rx,Ry	Exchange any two registers													
EXT	-WL	Dn	Sign EXTend	- * * 0 0												
ILLEGAL			ILLEGAL-Instruction Exception	on												
JMP		<ea></ea>	JuMP to Affective Address		Х	Х		Х	Х					•		Х
JSR	L	<ea></ea>	Jump to SubRoutine		Х	Х		Х	Х		•			•	•	Х
LEA		<ea>,An</ea>	Load Effective Address		Х	Х		Х	Х							Х
LINK		An,# <displacement></displacement>	Allocate Stack Frame													
LSL	BWL	#<1-8>,Dy Dx,Dy	Logical Shift Left Dy shifted by Dx mod 64	* * * 0 *												
	-W-	<ea></ea>	One bit shift only		Х	Х		•	•				•	Х	Х	Х
LSR	BWL	#<1-8>,Dy Dx,Dy	Logical Shift Right Dy shifted by Dx mod 64	* * * 0 *												
	-W-	<ea></ea>	One bit shift only		Х	Х	•	•	٠	•	•	•	•	Х	Х	Х
MOVE	BWL	<ea>,<ea></ea></ea>	Between Effective Addresses	- * * 0 0 Source <ea></ea>		1										
				Destination <ea></ea>	٠	Х	٠	•	•	٠	•	•	•	Х	Х	X
MOVE	-W-	<ea>,CCR</ea>	To CCR	IIIII		Х										
MOVE	-W-	CCR, <ea></ea>	From CCR			Х								Х	Х	Х
MOVE	-W-	<ea>,SR</ea>	To SR	IIIII		Х										
MOVE	-W-	SR, <ea></ea>	From SR			Х								Х	Х	Х
MOVE	L	SP,An An,SP	SP to/from Address Register													
MOVEA	-WL	<ea>,An</ea>	MOVE Address					•						•		
MOVEM	-WL	<rg.lst>,<ea> <ea>,<rg.lst></rg.lst></ea></ea></rg.lst>	MOVE Multiple		X X									х •	х •	X X
MOVEP	-WL	Dn,x(An) x(An),Dn	MOVE Peripheral													
MOVEQ	L	#<-128.+127>,Dn	MOVE 8-bit immediate	- * * 0 0												
MULS	-W-	<ea>,Dn</ea>	MULtiply Signed	- * * 0 0		Х										
MULU	-W-	<ea>,Dn</ea>	MULtiply Unsigned	- * * 0 0		Х										
NBCD	B	<ea></ea>	Negate BCD	* U * U *		Х								Х	Х	Х
NEG	BWL	<ea></ea>	NEGate	* * * * *		Х								Х	Х	х
NEGX	BWL	<ea></ea>	NEGate with eXtend	* * * * *		Х								Х	Х	х
NOP			No OPeration													
NOT	BWL	<ea></ea>	Form one's complement	- * * 0 0		Х								Х	Х	х

68000 Instruction Set Summary

			68000 Instruction	Set Summary	•								_	
					<u>د</u> ج	_ 6	: [hرا	An)	An,Rx)		label(PC)	label(PC,Rx)	#immed
Mnemonic		Operands	Instruction Description	Condition Codes									_	#
	Size			XNZVC	<ea:< th=""><th>> -</th><th>Allo</th><th>owed</th><th>l Ado</th><th>dres</th><th>ssing</th><th>Mod</th><th>des</th><th></th></ea:<>	> -	Allo	owed	l Ado	dres	ssing	Mod	des	
OR	BWL	<ea>,Dn Dn,<ea></ea></ea>	Bit-wise OR	- * * 0 0	. X X X						· ·	X	X	X
ORI	BWL -W- -W-	# <data>,<ea> #<data>,CCR #<data>,SR</data></data></ea></data>	Bit-wise OR with Immediate	- * * 0 0 * * * * * * * * *	. х		-	•				X	Х	Х
PEA	L	<ea></ea>	Push Effective Address		хх		Х	Х				•		Х
RESET			RESET all external devices											
ROL	BWL	#<1-8>,Dy Dx,Dy <ea></ea>	ROtate Left	_ * * 0 *	хх	: .						X	Х	Х
ROR	BWL	#<1-8>,Dy Dx,Dy <ea></ea>	ROtate Right	- * * 0 *	хх		_		·			Х	Х	х
ROXL	BWL	#<1-8>,Dy Dx,Dy <ea></ea>	ROtate Left with eXtend	* * * 0 *	хх	: .						X	X	х
ROXR	BWL	#<1-8>,Dy Dx,Dy <ea></ea>	ROtate Right with eXtend	* * * 0 *	хх							Х	Х	х
RTE			ReTurn from Exception	IIIII										
RTR			ReTurn and Restore	IIIII										
RTS			ReTurn from Subroutine											
SBCD	B	Dx,Dy -(Ax),-(Ay)	Subtract BCD with eXtend	* U * U *										
Scc*	B	<ea></ea>	Set to -1 if True, 0 if False * See notes at end for condit		. X			•		•		Х	Х	Х
STOP		# <data></data>	Enable & wait for interrupts	IIIII										
SUB	BWL	Dn, <ea><ea>,Dn</ea></ea>	SUBtract binary	* * * *	х х . 1						· ·	х	х	х
SUBA	-WL	<ea>,An</ea>	SUBtract binary from An											
SUBI	BWL	#x, <ea></ea>	SUBtract Immediate	* * * * *	. X							Х	Х	Х
SUBQ	BWL	# <data>,<ea></ea></data>	SUBtract 3-bit immediate	* * * * *	. 1							Х	Х	Х
SUBX	BWL	Dy,Dx -(Ay),-(Ax)	SUBtract eXtended	* * * *										
SWAP	-W-	Dn	SWAP words of Dn	- * * 0 0										
TAS	B	<ea></ea>	Test & Set MSB & Set N/Z-bits	- * * 0 0	. X							Х	Х	Х
TRAP		# <vector></vector>	Execute TRAP Exception											
TRAPV			TRAPV Exception if V-bit Set											
TST	BWL	<ea></ea>	TeST for negative or zero	- * * 0 0	. X							Х	Х	Х
UNLK		An	Deallocate Stack Frame											

Symbol	Meaning	Symbol	Meaning
*	Set according to result of operation	<ea></ea>	Effective Address Operand
-	Not affected	<data></data>	Immediate data
0	Cleared	<label></label>	Assembler label
1	Set	<vector></vector>	TRAP instruction Exception vector (0-15)
U	Outcome (state after operation) undefined	<rg.lst></rg.lst>	MOVEM instruction register list
I	Set by immediate data	<displ.></displ.>	LINK instruction negative displacement

Addressing Modes	Syntax	Lege	end					
Data Register Direct	Dn	Dn	Data Register (n is 0-7)					
Address Register Direct	An	An	Address Register (n is 0-7)					
Address Register Indirect	(An)	b	08-bit constant					
Address Register Indirect with Post-Increment	(An)+	W	16-bit constant					
Address Register Indirect with Pre-Decrement	-(An)	1	32-bit constant					
Address Register Indirect with Displacement	w(An)	x	8-, 16-, 32-bit constant					
Address Register Indirect with Index	b(An,Rx)	Rx	Index Register Specification, one of:					
Absolute Short	W		Dn.W Low 16 bits of Data Register					
Absolute Long	1		Dn.L All 32 bits of Data Register					
Program Counter with Displacement	label(PC)		An.W Low 16 bits of Address Register					
Program Counter with Index	label(PC,Rx)		An.L All 32 bits of Address Register					
Immediate	#x	X	This mode not available.					
Status Register	SR		This mode is available.					
Condition Code Register	CCR	1	Word & Long size only.					
		2	Long size only.					
		3	Byte size only.					

Condition Codes for ${\tt Bcc}\,,\,{\tt DBcc}$ and ${\tt Scc}$ ${\tt Instructions}\,.$

.....

Condition Codes set after CMP D0,D1 Instruction.

Relationship	Unsigned	Signed
D1 < D0 D1 <= D0 D1 = D0 D1 != D0	LO, CS - Carry Bit Set LS - Lower or Same EQ - Equal (Z-bit Set) NE - Not Equal (Z-bit Clear)	- · · · · · · · · · · · · · · · · · · ·
D1 > D0 D1 >= D0	HI - HIgher than HS, CC - Carry Bit Clear	GT - Greater Than GE - Greater than or Equal
	PL - PLus (N-bit Clear) VC - V-bit Clear (No Overflow) RA - BRanch Always	MI - Minus (N-bit Set) VS - V-bit Set (Overflow)
DBcc Only -	F - Never Terminate (DBRA is T - Always Terminate	an alternate to DBF)
Scc Only -	SF - Never Set ST - Always Set	

Parts from "Programming the 68000" by Steve Williams. (c) 1985 Sybex Inc. Parts from BYTE Magazine article.

Compiled by Diego Barros. e-mail : alien@zikzak.apana.org.au

Severely hacked around by Phil Rice 26/2/97 rice@ironbark.bendigo.latrobe.edu.au