

68000 Instruction Set Summary

Mnemonic	Data Size	Operands	Instruction Description	Condition Codes X N Z V C	Dn	An	(An)	(An)+	-(An)	w(An)	b(An,Rx)	W	L	label(PC)	label(PC,Rx)	#immed
				X N Z V C	<ea>	- Allowed Addressing Modes										
ABCD	B--	Dy,Dx <i>-(Ay), -(Ax)</i>	Add BCD with extend	* U * U *												
ADD	BWL	Dn,<ea> <ea>,Dn	ADD binary	* * * * *	X . . 1	X	X X	X X	X .
ADDA	--WL	<ea>,An	ADD binary to An	- - - - -
ADDI	BWL	#x,<ea>	ADD Immediate	* * * * *	. X	. X	X X	X X	X .
ADDQ	BWL	#<l-8>,<ea>	ADD 3-bit immediate	* * * * *	X X	X X	X .
ADDX	BWL	Dy,Dx <i>-(Ay), -(Ax)</i>	ADD eXTended	* * * * *												
AND	BWL	<ea>,Dn Dn,<ea>	Bit-wise AND	- * * 0 0	. X X X	X	X X	X X	X .
ANDI	BWL B-- -W-	#<data>,<ea> #<data>,CCR #<data>,SR	Bit-wise AND with Immediate	- * * 0 0 * * * * * * * * * *	. X	X	X X	X X	X .
ASL	BWL -W-	#<l-8>,Dy Dx,Dy <ea>	Arithmetic Shift Left Dy shifted by Dx mod 64 One bit shift only	* * * * *	X X	X X	X X	X X	X .
ASR	BWL -W-	#<l-8>,Dy Dx,Dy <ea>	Arithmetic Shift Right Dy shifted by Dx mod 64 One bit shift only	* * * * *	X X	X X	X X	X X	X .
Bcc*	Bcc.S Bcc	<label>	Conditional Branch * See notes at end for conditions	- - - - -												
BCHG	B-L	Dn,<ea> #<data>,<ea>	Test a Bit and CHanGe	- - * - -	2 2	X X	3 3	3 3	3 3	3 3	3 3	3 3	3 3	X X	X X	X X
BCLR	B-L	Dn,<ea> #<data>,<ea>	Test a Bit and CLear	- - * - -	2 2	X X	3 3	3 3	3 3	3 3	3 3	3 3	3 3	X X	X X	X X
BSET	B-L	Dn,<ea> #<data>,<ea>	Test a Bit and SET	- - * - -	2 2	X X	3 3	3 3	3 3	3 3	3 3	3 3	3 3	X X	X X	X X
BSR	BSR.S BSR	<label>	Branch to SubRoutine	- - - - -												
BTST	B-L	Dn,<ea> #<data>,<ea>	Bit TeST	- - * - -	2 2	X X	3 3	3 3	3 3	3 3	3 3	3 3	3 3	3 3	3 3	X X
CHK	-W-	<ea>,Dn	CHeCK Dn Against Bounds	- * U U U	. X	X
CLR	BWL	<ea>	CLear	- 0 1 0 0	. X	X	X X	X X	X .
CMP	BWL	<ea>,Dn	CoMParE	- * * * *	. 1	X
COMPA	--WL	<ea>,An	CoMParE Address	- * * * *
CMPI	BWL	#<data>,<ea>	CoMParE Immediate	- * * * *	. X	X	X X	X X	X .
CMPM	BWL	(Ay)+,(Ax)+	CoMParE Memory	- * * * *												
DBcc*	-W-	DBcc Dn,<label>	Looping Instruction * See notes at end for conditions	- - - - -												
DIVS	-W-	<ea>,Dn	DIVide Signed	- * * * 0	. X	X
DIVU	-W-	<ea>,Dn	DIVide Unsigned	- * * * 0	. X	X

68000 Instruction Set Summary

[illegible]

68000 Instruction Set Summary

[illegible]

Symbol	Meaning	Symbol	Meaning
-----	-----	-----	-----
*	Set according to result of operation	<ea>	Effective Address Operand
-	Not affected	<data>	Immediate data
0	Cleared	<label>	Assembler label
1	Set	<vector>	TRAP instruction Exception vector (0-15)
U	Outcome (state after operation) undefined	<rg.lst>	MOVEM instruction register list
I	Set by immediate data	<displ.>	LINK instruction negative displacement

Addressing Modes	Syntax	Legend
-----	-----	-----
Data Register Direct	Dn	Dn Data Register (n is 0-7)
Address Register Direct	An	An Address Register (n is 0-7)
Address Register Indirect	(An)	b 08-bit constant
Address Register Indirect with Post-Increment	(An)+	w 16-bit constant
Address Register Indirect with Pre-Decrement	-(An)	l 32-bit constant
Address Register Indirect with Displacement	w(An)	x 8-, 16-, 32-bit constant
Address Register Indirect with Index	b(An,Rx)	Rx Index Register Specification, one of:
Absolute Short	w	Dn.W Low 16 bits of Data Register
Absolute Long	l	Dn.L All 32 bits of Data Register
Program Counter with Displacement	label(PC)	An.W Low 16 bits of Address Register
Program Counter with Index	label(PC,Rx)	An.L All 32 bits of Address Register
Immediate	#x	X This mode not available.
Status Register	SR	. This mode is available.
Condition Code Register	CCR	1 Word & Long size only.
		2 Long size only.
		3 Byte size only.

Condition Codes for Bcc, DBcc and Scc Instructions.

Condition Codes set after CMP D0,D1 Instruction.

Relationship	Unsigned	Signed
-----	-----	-----
D1 < D0	LO, CS - Carry Bit Set	LT - Less Than
D1 <= D0	LS - Lower or Same	LE - Less than or Equal
D1 = D0	EQ - Equal (Z-bit Set)	EQ - Equal (Z-bit Set)
D1 != D0	NE - Not Equal (Z-bit Clear)	NE - Not Equal (Z-bit Clear)
D1 > D0	HI - HIGher than	GT - Greater Than
D1 >= D0	HS, CC - Carry Bit Clear	GE - Greater than or Equal
	PL - PPlus (N-bit Clear)	MI - Minus (N-bit Set)
	VC - V-bit Clear (No Overflow)	VS - V-bit Set (Overflow)
	RA - BRanch Always	
DBcc Only -	F - Never Terminate (DBRA is an alternate to DBF)	
	T - Always Terminate	
Scc Only -	SF - Never Set	
	ST - Always Set	

Parts from "Programming the 68000" by Steve Williams. (c) 1985 Sybex Inc.
Parts from BYTE Magazine article.
Compiled by Diego Barros. e-mail : alien@zikzak.apana.org.au

Severely hacked around by Phil Rice 26/2/97
rice@ironbark.bendigo.latrobe.edu.au