HPC Lab4

Konstantinos Konsoulas Ioannis Roumpos

18 December 2022

Contents

1	Introduction	1
2	Parallel Patterns	1
3	Failed Optimization 3.1 Tilling Technique	
4	Measurements	3
5	Contact	3

1 Introduction

The main goal of this assignment, is to choose an optimization strategy in order to reduce the execution time of a given sequential code when we transfer it in the GPU. In more detail, we are given the sequential code of a histogram equalization which is consisted from three parts. First, a histogram is calculated from a pgm-format image, then we calculate its cumulative distribution function to create a new histogram and finally a new equalized image is produced based on the histogram.

2 Parallel Patterns

To make a successful transfer of the histogram in the GPU, we should take into account that threads are going to access the same memory area many times. Thus, a combination of shared memory and atomic operations should be considered in order to avoid race conditions and have much less contention and serialization in accessing both private and final copy.

In the next phase, calculating the Cumulative Distribution Function of the histogram is a parallel scan problem and since the execution resources are adequate and we are interested in absolute performance we implemented the inefficient parallel scan algorithm also known as Kogge-Stone algorithm.

Lastly, the equalization of the image due to its "heavy" working is implemented in the GPU and to avoid multiple accesses in the global memory we saved the value of the array in a register to perform the calculations and then we copy it to the image array.

3 Failed Optimization

3.1 Tilling Technique

After profiling the GPU code ,as seen below, the **histogram** function takes the most execution time so we tried to implement tilling in this function. More specific, we split the memory in chunks of 8388608 bytes(8 MB) and call the kernel function as many times as the number of the chunks can fit in the image size. Although that may seem a good technique the overhead in the communication over the PCIe bus is big leading to bigger latency.

Figure 1: Nvidia profiler.

3.2 Constant Memory

Last but not least, we attempted to utilize the constant memory of the GPU with the aforementioned tilling technique but due to its minuscule size to just 64KB and its nature to be better utilized when read by all threads in the same warp at the same address makes it inefficient for our implementation.

4 Measurements

We tested the results of our implementation in all the images but in order to get times that are comparable we used the image planet surface for the measurements. In the graph we can see how the time varies depending the implementation.




Figure 2: Time in milliseconds for different implementations.

5 Contact

Konstantinos Konsoulas(2975): kkonsoulas@uth.gr Ioannis Roumpos (2980) : iroumpos@uth.gr