

VLSI Assignment 1 Report

Konsoulas Konstantinos

November 2022

Contents

1	Introduction	1
2	Implementation	1
2.1	Magic Layout Design	1
2.2	Modeling and Measurements	1

1 Introduction

In this assignment we were tasked to create a minimum size CMOS inverter in the VLSI layout tool named Magic. Afterwards we had to verify the inverter's correct operation, measure the propagation delays high-low and low-high and the rise and fall transition times.

2 Implementation

2.1 Magic Layout Design

The Magic software tool provided the means necessary to design the CMOS inverter as shown in figure 1 and extract from it the spice code capable of modeling it.

2.2 Modeling and Measurements

Using the 250nm MOSIS models and the code extracted from magic we were able to model the CMOS inverter and measure the propagation delays high-low and low-high and the rise and fall transition times. The measurements are presented down below and the spice code is given in figure 2 .

- high-to-low = thtl = 3.958399e-10 targ= 2.495840e-09 trig= 2.100000e-09
- low-to-high = tlth = 1.597154e-09 targ= 9.697154e-09 trig= 8.100000e-09
- rise transition = trise = 2.325577e-09 targ= 1.121800e-08 trig= 8.892425e-09
- fall transition = tfall = 5.098153e-10 targ= 2.824262e-09 trig= 2.314447e-09




Figure 1: Inverter Layout in Magic

```

1  *Basic Inverter Measurements
2  .include 025_models.spice
3
4
5  .option scale=1u
6
7  M1000 out in vdd vdd CMOSF w=3 l=2
8  +  ad=22 pd=20 as=19 ps=18
9  M1001 out in 0 0 CMOSN w=3 l=2
10 +  ad=22 pd=20 as=19 ps=18
11 C0 in 0 3.05fF
12
13 vdd vdd 0 2.5V DC
14 vin in 0 DC pwl
15 +0ns 0v
16 +2ns 0v
17 +2200ps 2.5v
18 +8ns 2.5v
19 +8200ps 0v
20 +12ns 0v
21
22 .tran 10ps 15ns
23
24 *high -> low
25 .meas tran thtl
26 + trig v(in) val=1.25 rise=1
27 + targ v(out) val=1.25 fall=1
28
29 *low -> high
30 .meas tran tlth
31 + trig v(in) val=1.25 fall=1
32 + targ v(out) val=1.25 rise=1
33
34 *rise transition time
35 .meas tran trise
36 +trig v(out) val=0.25 rise=1
37 +targ v(out) val=2.25 rise=1
38
39 *fall transition time
40 .meas tran tfall
41 +trig v(out) val=2.25 fall=1
42 +targ v(out) val=0.25 fall=1
43
44 .end
45

```

Figure 2: Inverter Spice Simulation Code