HLS ASSIGNMENT-6(KANEKAL KOUSAR)

(Q) Implement a 16bit shift register in HLS. The module should take 3 inputs: 16bit data value, 16bit shift value, and 1 bit left or right shift flag. Shift value is the value by which you need to shift (in the direction denoted by shift flag) the data value and produce the output (also 16bit). Implement it in the most efficient manner possible with what you have learned till now. Do C simulation, synthesis and C/RTL co-simulation like other assignments. The testbench should be a self-checking testbench

DESIGN CODE:

```
#include <ap int.h>
#include <hls_stream.h>
using namespace hls;
typedef ap uint<1> int1 t;
void shift(short data_value,short shift_value,int1_t shift_flag,short &output){
      int1_t bin[16];
#pragma HLS ARRAY_RESHAPE variable=bin block factor=16 dim=1
      short dec=0;
      //converting to binary
      for (int i=15;i>=0;i--){
#pragma HLS UNROLL
             bin[15-i]=((data_value>>i)& 1);
      //right shift
      if (shift_flag){
             for (int i=15;i>=shift value;i--){
#pragma HLS LOOP TRIPCOUNT
                    bin[i]=bin[i-shift value];
             for (int i=0;i<shift_value;i++){</pre>
#pragma HLS LOOP_TRIPCOUNT
                                  bin[i]=0;
                           }
       //left shift
      else{
             for (int i=0;i<=15-shift value;i++){</pre>
#pragma HLS LOOP_TRIPCOUNT
                                  bin[i]=bin[i+shift value];
             for (int i=15;i>15-shift_value;i--){
#pragma HLS LOOP TRIPCOUNT
                                  bin[i]=0;
                           }}
       //binary to decimal
      for (int i=0;i<16;i++){</pre>
#pragma HLS UNROLL
             if (bin[i]==1){
                    dec+=(1<<(16-i-1));
             }}
      output=dec;
```

TEST BENCH:

```
#include <ap_int.h>
#include <hls stream.h>
using namespace hls;
#include <iostream>
using namespace std;
#include <fstream>
typedef ap_uint<1> int1_t;
void shift(short data_value,short shift_value,int1_t shift_flag,short &output);
int main(){
      short data_value;
       short ref,output;
      short shift_value;
       short shift_flag;
      int case_fail=0;
      ifstream in;
      fstream res;
      in.open("input.dat");
      res.open("output.dat");
      while (in>>data_value>>shift_value>>shift_flag>>ref){
             shift(data_value,shift_value,shift_flag,output);
      res<<data_value<<"\t"<<shift_value<<"\t"<fhift_flag<<"\t"<<output<<"\t";</pre>
             if (ref==output){
                    res<<"passed"<<endl;</pre>
             else{
                    res<<"fail"<<endl;</pre>
                    case_fail++;
             }
       if (case fail==0){
             cout<<"all test cases passed"<<endl;</pre>
      else{
             cout<<case_fail<<"\t cases failed"<<endl;</pre>
       }
}
```

SYNTHESIS REPORT:

General Information

Date: Tue Apr 4 12:33:33 2023

Version: 2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)

Project: assignment6 Solution: solution1 Product family: zynq

Target device: xc7z020clg484-1

Performance Estimates

☐ Timing (ns)

■ Summary

Clock Target Estimated Uncertainty ap_clk 10.00 8.26 1.25

─ Latency (clock cycles)

■ Summary

Latency Interval min max min max Type 8 8 8 8 none

■ Detail

- **■** Instance
- ± Loop

Utilization Estimates

■ Summary

BRAM_18K	DSP48E	FF	LUT
_	_	_	_
_	_	0	823
_	_	_	_
_	_	_	_
_	_	_	_
_	_	_	134
_	_	296	_
0	0	296	957
280	220	106400	53200
0	0	~0	1
	- - - - - - -	9	0 0

Detail

- **±** Instance
- **DSP48**
- **±** Memory
- **FIFO**
- **Expression**
- **Multiplexer**
- **E** Register

Interface

─ Summary Dir Bits С Туре RTL Ports Protocol Source Object ap_clk in ap_ctrl_hs shift return value ap_ctrl_hs in shift return value ap_rst shift return value ap_start ap_ctrl_hs in ap_ctrl_hs ap_done out 1 shift return value ap_idle out 1 ap_ctrl_hs shift return value ap_ready out ap_ctrl_hs shift return value ap_none 16 data_value data_value in scalar shift_value in 16 ap_none shift_value scalar shift_flag_V in 1 ap_none shift_flag_V scalar output_r out 16 ap_vld output_r pointer

ap_vld

Export the report(.html) using the Export Wizard

out

Open Analysis Perspective <u>Analysis Perspective</u>

1

SIMULATION REPORT:

INFO: [SIM 4] CSIM will launch GCC as the compiler.

make: `csim.exe' is up to date.

output_r_ap_vld

all test cases passed

INFO: [SIM 1] CSim done with 0 errors.

INPUT.DAT

OUTPUT.DAT

10	2	0	40	
20	3	1	2	
30	1	1	15	
40	4	0	640	
5	1	1	2	

10	2	0	40	passed	
20	3	1	2	passed	
30	1	1	15	passed	
40	4	0	640	passed	
5	1	1	2	passed	

output_r

pointer

Co-simulation:

INFO: [Common 17-206] Exiting xsim at Tue Apr 4 12:38:23 2023...

INFO: [COSIM 212-316] Starting C post checking ...

all test cases passed

INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***

INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.

Finished C/RTL cosimulation.

Cosimulation Report for 'shift'

Result

Latency Interval RTL Status min avg max min avg max VHDL NA NA NĀ NA NA NĀ NA Pass 24 24 24 NA NA NA Verilog

Export the report(.html) using the Export Wizard