

Certificate of Completion

*This is to certify that Karan Shah successfully
completed 4.5 hours of Verilog HDL Programming
with Xilinx ISE & Spartan/Nexys FPGA online
course on Jan. 19, 2018*

Krishna Gaihre

Krishna Gaihre, Instructor

&



Certificate no: UC-U4LVUMW5
Certificate url: [ude.my/UC-U4LVUMW5](https://www.udemy.com/certificate/UC-U4LVUMW5/)

#BeAble