

The University of Aizu

Research Progress Seminar Spiking Neural Network with 3-D IC-based Stacking Memory

Ngo-Doanh NGUYEN


M5262108

2023-02-17



Previous RPS (1)

Introduce to hardware implementation flow






Previous RPS (2)

- Simulation tools (ModelSim, Iverilog + GTKwave,...)
 - Simulate RTL behavior
- Cadence Genus
 - RTL synthesis => Netlist (gate logic)
 - Approximate extract area, power, timing results
- Cadence Innovus
 - Layout synthesis => GDS (Graphic Data Stream)
 - Increase the accuracy of area, power, timing results



Progress (1)

- Design: 3-D Synaptic Computing Core
 - SNPC core
 - 4x2-bit memory layers (8-bit synaptic weights)



SNPC Hardware Architecture




Progress (2)

Extract SNPC power consumption with Cadance &

Synopsis tools

- All 4 memory layeres (8-bit)
- 3 bottom memory layers (6-bit)
- 2 bottom memory layers (4-bit)



SNPC without power supply for 2 upper mem. layer



Results (1)


Power Estimation with PrimeTime Synopsys

```
ower-specific unit information :
   Voltage Units = 1 V
   Capacitance Units = 1 pf
   Time Units = 1 ns
   Dynamic Power Units = 1 W
   Leakage Power Units = 1 W
Hierarchy
                                        3.003 7.86e-02 1.36e-04
 LIF_GEN[7].LIFO (LIF_neuron_WEIGHT_WIDTH8_OUTPUT_REGO_37)
 LIF_GEN[0].LIFO (LIF_neuron_WEIGHT_WIDTH8_OUTPUT_REGO)
                                     1.16e-02 4.87e-03 3.92e-06 1.65e-02 0.5
 XBARO (xbar_LAYER_INDXO_WEIGHT_WIDTH8_SPK_ARRAY_WIDTH256_NEURAL_ARRAY_WIDTH10_9
                                        2.896 2.66e-02 9.59e-05
 LIF_GEN[3].LIFO (LIF_neuron_WEIGHT_WIDTH8_OUTPUT_REGO_41)
                                     1.06e-02 5.61e-03 3.95e-06 1.62e-02 0.5
 LIF_GEN[6].LIFO (LIF_neuron_WEIGHT_WIDTH8_OUTPUT_REGO_38)
                                     9.62e-03 5.28e-03 3.94e-06 1.49e-02 0.5
                                       LIF_GEN[2].LIFO (LIF_neuron_WEIGHT_WIDTHS
                                     1.11e-02 4.85e-03 3.93e-06 1.59e-02
 LIF_GEN[1].LIFO (LIF_neuron_WEIGHT_WIDTH8_OUTPUT_REGO_43)
                                     1.07e-02 5.56e-03 3.93e-06 1.62e-02
 LIF_GEN[9].LIFO (LIF_neuron_WEIGHT_WIDTH8_OUTPUT_REGO_35)
                                     1.01e-02 4.29e-03 3.85e-06 1.44e-02
 LIF_GEN[5].LIFO (LIF_neuron_WEIGHT_WIDTH8_OUTPUT_REGO_39)
                                     1.07e-02 5.49e-03 3.92e-06 1.62e-02
 LIF_GEN[8].LIFO (LIF_neuron_WEIGHT_WIDTH8_OUTPUT_REGO 36)
                                     1.14e-02 4.85e-03 3.92e-06 1.63e-02
                                     2.05e-03 3.06e-05 5.47e-07 2.08e-03
 CNTLO (SNPC_cntrl)
 LIF_GEN[4].LIFO (LIF_neuron_WEIGHT_WIDTH8_OUTPUT_REGO_40)
                                     1.02e-02 5.66e-03 3.94e-06 1.58e-02
```

```
Power-specific unit information :
    Capacitance Units = 1 pf
    Time Units = 1 ns
    Dynamic Power Units = 1 W
    Leakage Power Units = 1 W
Hierarchy
                                         2.988 7.27e-02 1.36e-04
 LIF_GEN[7].LIFO (LIF_neuron_WEIGHT_WIDTH8_OUTPUT_REGO_37)
                                      8.97e-03 4.65e-03 3.97e-06 1.36e-02
 LIF_GEN[0].LIFO (LIF_neuron_WEIGHT_WIDTH8_OUTPUT_REGO)
                                      9.38e-03 4.83e-03 3.95e-06 1.42e-02
  XBARO (xbar_LAYER_INDXO_WEIGHT_WIDTH8_SPK_ARRAY_WIDTH256_NEURAL_ARRAY_WIDTH10_;
                                         2.896 2.64e-02 9.59e-05
 LIF GEN[3].LIFO (LIF neuron WEIGHT WIDTH8 OUTPUT REGO 41)
                                      8.82e-03 4.68e-03 3.97e-06 1.35e-02
 LIF_GEN[6].LIFO (LIF_neuron_WEIGHT_WIDTH8_OUTPUT_REGO_38)
                                      9.20e-03 4.63e-03 3.97e-06 1.38e-02
 LIF_GEN[2].LIFO (LIF_neuron_WEIGHT_WIDTH8_OUTPUT_REGO_42)
                                      8.56e-03 4.61e-03 3.95e-06 1.32e-02
 LIF_GEN[1].LIFO (LIF_neuron_WEIGHT_WIDTH8_OUTPUT_REGO_43)
                                      8.88e-03 4.78e-03 3.97e-06 1.37e-02
 LIF_GEN[9].LIFO (LIF_neuron_WEIGHT_WIDTH8_OUTPUT_REGO_35)
                                      1.00e-02 4.27e-03 3.85e-06 1.43e-02
LIF_GEN[5].LIFO (LIF_neuron_WEIGHT_WIDTH8_OUTPUT_REGO_39)
                                      8.95e-03 4.56e-03 3.95e-06 1.35e-02
  LIF_GEN[8].LIFO (LIF_neuron_WEIGHT_WIDTH8_OUTPUT_REGO_36)
                                      8.81e-03 4.67e-03 3.95e-06 1.35e-02
 CNTLO (SNPC cntrl)
                                      2.05e-03 3.03e-05 5.47e-07 2.08e-03
 LIF_GEN[4].LIFO (LIF_neuron_WEIGHT_WIDTH8_OUTPUT_REGO_40)
                                      8.97e-03 4.62e-03 3.97e-06 1.36e-02
```



Results (2)



1025.68 782.57 539.46 300 350

Energy Per Time Step

Energy Per SOP



Schedule

Master's Course Schedule

1/23 - 5/23

 Build SW model as a golden reference for HW 12/23 - 3/24

Evaluation power consumption & accuracy

Read Materials Software Implemt.

Hardware Implemt.

Evaluation

Write
Paper &
Thesis

10/22 - 1/23

Get familiar with SNN

5/23 - 12/23

- Build HW model
- Optimize HW model

3/24 - 9/24

- Submit papers
- Complete thesis



The University of Aizu

Thank you for your attention.