Low-Power Spiking Neural Network with Clock-gating technique

S1290033

Rui Shiota

- Research Introduction
- FPGA Demonstration of SNN
- Research progress
 - Done
 - Doing
 - Todo
- Schedule


- Research Introduction
- FPGA Demonstration of SNN
- Research progress
 - Done
 - Doing
 - Todo
- Schedule


Research introduction


- My research is about clock gating in LIF neuron.
- My goal is to reduce power consumption.

- Research Introduction
- FPGA Demonstration of SNN
- Research progress
 - Done
 - Doing
 - Todo
- Schedule

FPGA Demonstration of SNN







- Research Introduction
- FPGA Demonstration of SNN
- Research progress
 - Done
 - Doing
 - Todo
- Schedule

Research Progress | Done

- Implementation of clock gating
- Tutorial of PyTorch and snnTorch

Research Progress | Doing

- Modification of poster
- FPGA Demonstration

Research Progress | Todo

Preparation for RPR and RPS

- Research Introduction
- FPGA Demonstration of SNN
- Research progress
 - Done
 - Doing
 - Todo
- Schedule

Schedule

Task	Deadline
Modification of poster	November 5
FPGA Demonstration	November 5
RPR	November 6
RPS	November 8

Thank you for your attention!