# Low-Power Spiking Neural Network with Clock-gating technique

S1290033

Rui Shiota

- Research Introduction
- FPGA Demonstration of SNN
- Simulation of RTL code for SNN
- Research progress
  - Done
  - Todo
- Schedule


- Research Introduction
- FPGA Demonstration of SNN
- Simulation of RTL code for SNN
- Research progress
  - Done
  - Todo
- Schedule


### Research introduction

- My research is about clock gating in LIF neuron.
- My goal is to reduce power consumption.
- Systems can have a great effect on low power consumption.

- Research Introduction
- FPGA Demonstration of SNN
- Simulation of RTL code for SNN
- Research progress
  - Done
  - Todo
- Schedule

### FPGA Demonstration of SNN (1)





Arty A7

•Baud Rate: 115200

•Clock Frequency: 50MHz

Instruction Cache: 32kB

Data Cache: 32kB

•System RAM: 128kB

•SNN IP Address: (0x44Aa0\_0000 - 0x44a0\_FFFF)

•UART Address: (0x4060\_0000 - 0x4060\_FFFF)

•Local Memory Address: (0x0000\_0000 - 0x0001\_FFFF)


- Research Introduction
- FPGA Demonstration of SNN
- Simulation of RTL code for SNN
- Research progress
  - Done
  - Todo
- Schedule

### Simulation of RTL code for SNN (1)

- 1. Follow tutorial (simulation)
- 2. Apply clock gating technique
- 3. Estimate power consumption
- 4. Compare result of power consumption between original and clock-gated SNN

### Simulation of RTL code for SNN (2)


Clock gating: technique to reduce dynamic power



- Research Introduction
- FPGA Demonstration of SNN
- Simulation of RTL code for SNN
- Research progress
  - Done
  - Todo
- Schedule

# Research Progress | Done

- FPGA Demonstration of SNN
- Simulation of RTL code for SNN



## Research Progress | Todo

Application of clock gating to RTL code for SNN

- Research Introduction
- FPGA Demonstration of SNN
- Simulation of RTL code for SNN
- Research progress
  - Done
  - Todo
- Schedule

### Schedule

Task	Deadline
Meeting	November 17

### Thank you for your attention!