

# LIF Neuron

Rui Shiota

S1290033@u-aizu.ac.jp

17 March 2024

# Content

- Research Introduction
- Overall system/architecture
- Research progress
  - Done
  - Doing
  - Todo
- Schedule

# Content

- Research Introduction
- Overall system/architecture
- Research progress
  - Done
  - Doing
  - Todo
- Schedule


# Research introduction

- The theme of my research hasn't decided yet.
- It will be "LIF neuron" or "clock gating".
- I have been implementing LIF neuron.

# Content

- Research Introduction
- Overall system/architecture
- Research progress
  - Done
  - Doing
  - Todo
- Schedule

# Overall system (1)




# Overall system (2)


```
V = 0;  
for (i = 0 ; i < n ; i++)  
    V = V + inspike[i] * w[i];
```

```
if (V >= Vth)  
    outspike = 1;  
else  
    outspike = 0;
```


n : the width of inspike  
Vth : threshold voltage  
w : weight



# Overall system (3)



Upper



Lower



# Content

- Research Introduction
- Overall system/architecture
- Research progress
  - Done
  - Doing
  - Todo
- Schedule

# Research Progress | Completed

- Coding in verilog hdl
- RTL simulation
- Synthesis

# Research Progress | On-going

- Post-synthesis simulation
- Clock gating

# Research Progress | Todo

- Post-synthesis simulation with timing
- Power estimation

# Content

- Research Introduction
- Overall system/architecture
- Research progress
  - Done
  - Doing
  - Todo
- Schedule

# Schedule

Task	Deadline
Clock gating	29 May 2025

Thank you for your attention!