

Low-Power Spiking Neural Network with Clock-gating technique

S1290033

Rui Shiota

Content

- Research Introduction
- FPGA Demonstration of SNN
- Research progress
 - Done
 - Doing
 - Todo
- Schedule

Content

- Research Introduction
- FPGA Demonstration of SNN
- Research progress
 - Done
 - Doing
 - Todo
- Schedule



Research introduction

- My research is about clock gating in LIF neuron.
- My goal is to reduce power consumption.

Content

- Research Introduction
- FPGA Demonstration of SNN
- Research progress
 - Done
 - Doing
 - Todo
- Schedule

FPGA Demonstration of SNN (1)




FPGA Demonstration of SNN (2)

Plan

- Study of MNIST dataset
- Development of the program with verilog HDL (Application of MNIST dataset and clock gating)

FPGA Demonstration of SNN (3)

- MNIST database: a large database of handwritten digits
- Clock gating: a technique for reducing dynamic power



Content

- Research Introduction
- FPGA Demonstration of SNN
- Research progress
 - Done
 - Doing
 - Todo
- Schedule

Research Progress | Done

- Tutorial of FPGA Demonstration

Research Progress | Doing

- Preparation of RPR and RPS

Research Progress | Todo

- Study of MNIST
- Development of the program

Content

- Research Introduction
- FPGA Demonstration of SNN
- Research progress
 - Done
 - Doing
 - Todo
- **Schedule**

Schedule

Task	Deadline
RPR	November 6
RPS	November 8

Thank you for your attention!