Digital Design and Computer Architecture LU

Lab Protocol

Exercise III

Group 11

Klaus Botschen, Matr. Nr. 8625499

klaus.botschen@student.tuwien.ac.at

Manuel Fischer, Matr. Nr. 11905171

manuel.fischer@tuwien.ac.at

Vienna, May 30, 2021




Figure 1: Simulation screenshot for Listing 1.

Make sure the following signals are visible in Figure 1 and the signal values are readable: the program counter in the fetch stage, the instruction being fetched, the content of register x5 and the fields address, rd, wr, byteena, and wrdata in the mem_out signal coming out of the pipeline in the memory stage.

Listing 1: Assembler example without forwarding

```
addi x5, x0, 0
nop
nop
loop:

addi x5, x5, 1
nop
nop
sw x5, 16(x0)
jal x0, loop
nop
nop
nop
```