EE445M/EE360L.6 Embedded and Real-Time Systems/ Real-Time Operating Systems

Lecture 8: Secure Digital Card, DMA, Filesystems

Lecture 8

J. Valvano, A. Gerstlauer EE445M/EE380L.6 1

Secure Digital Card (SDC)

- Memory card standard
 - Upwards-compatible to multi-media card (MMC)
 - Reduced-size variants (miniSD, microSD)
 - Embedded micro-controller
 - Block based access (512 bytes/block)
 - Usually FAT file system



Source: http://elm-chan.org/docs/mmc/mmc e.html
Other references: http://www.sdcard.org/home


http://www.ece.utexas.edu/~valvano/EE345M/SD_Physical_Layer_Spec.pdf

Lecture 8

J. Valvano, A. Gerstlauer EE445M/EE380L.6

SD Card Interfacing

- Native SD/MMC mode or SPI
 - 4-bit and 1-bit native modes
 - 9 SDC pads (3 for power supply, 6 effective)
 - -2.7 to 3.6V power supply
 - Up to 15mA standby
 - Up to 50-100mA
 in write mode




Lecture 8

J. Valvano, A. Gerstlauer EE445M/EE380L.6 3


ST7735 SDC Connector


- Using TM4C123 SPI interface
 - Two SSI0 slaves (TFT & Card via chip select)



Serial Peripheral Interface (SPI)

- Serial on-board, inter-IC connection
 - Motorola (Freescale)
 - Similar to I²C (Philips)
 - 3-4 wires, up to 20Mbps





SPI Physical Layer Protocol

- Synchronous (shared clock) protocol
 - Shift and latch on opposite clock edges
 - Four operating modes
 - Clock polarity (CPOL/SPO) and phase (CPHA/SPH)
 - SDC uses Mode 0 (CPOL=0, CPHA=0)





Figure 6.14. SPI CPOL= 0, CPHA=0 mode.

Lecture 8

J. Valvano, A. Gerstlauer EE445M/EE380L.6

SPI Command & Response

- Serial, byte-oriented communication
 - Fixed length (6 bytes) command frame packet
 - Host to device: CMD(1 byte), Arg(4 byte), CRC(1 byte)
 - Up to 8 bytes command response time (NCR)
 - Host continues to read & send (0xFF) bytes
 - 1 or more bytes response (R1, R2, or R3/R7)




SPI Command

Command Index	Argument	Response	Data	Abbreviation	Description		
CMD0	None(0)	R1	No	GO_IDLE_STATE	Software reset.		
CMD1	None(0)	R1	No	SEND_OP_COND	Initiate initialization process.		
ACMD41(*1)	*2	R1	No	APP_SEND_OP_COND	For only SDC. Initiate initialization process.		
CMD8	*3	R7	No	SEND_IF_COND	For only SDC V2. Check voltage range.		
CMD9	None(0)	R1	Yes	SEND_CSD	Read CSD register.		
CMD10	None(0)	R1	Yes	SEND_CID	Read CID register.		
CMD12	None(0)	R1b	No	STOP_TRANSMISSION	Stop to read data.		
CMD16	Block length[31:0]	R1	No	SET_BLOCKLEN	Change R/W block size.		
CMD17	Address[31:0]	R1	Yes	READ_SINGLE_BLOCK	Read a block.		
CMD18	Address[31:0]	R1	Yes	READ_MULTIPLE_BLOCK	Read multiple blocks.		
CMD23	Number of blocks[15:0]	R1	No	SET_BLOCK_COUNT	For only MMC. Define number of blocks to transfer with next multi-block read/write command.		
ACMD23(*1)	Number of blocks[22:0]	R1	No	SET_WR_BLOCK_ERASE_COUNT	For only SDC. Define number of blocks to pre-erase with next multi-block write command.		
CMD24	Address[31:0]	R1	Yes	WRITE_BLOCK	Write a block.		
CMD25	Address[31:0]	R1	Yes	WRITE_MULTIPLE_BLOCK	Write multiple blocks.		
CMD55(*1)	None(0)	R1	No	APP_CMD	Leading command of ACMD <n> command.</n>		
CMD58	None(0)	R3	No	READ_OCR	Read Operations Condition Register (OCR). Indicates supported working voltage range.		

^{*1:}ACMD<n> means a command sequence of CMD55-CMD<n>.

Lecture 8 Table 6.6. SD commands.

^{*2:} Rsv(0)[31], HCS[30], Rsv(0)[29:0]
*3: Rsv(0)[31:12], Supply Voltage(1)[11:8], Check Pattern(0xAA)[7:0]





SDC Initialization Procedure


- To put SDC into SPI mode
 - 1. Power ON (Insertion)
 - After Vcc > 2.2V, wait for > 1ms
 - · Set clock between 100 and 400 kHz
 - Set DI and CS high, send 74 or more clock pulses
 - 2. Software reset (Set to SPI mode)
 - Send CMD0 with CS low (and proper CRC)
 - Card enters SPI and responds with R1 idle state (0x01)
 - 3. Initialization (CMD0, CMD1/ACMD41, CMD58)
 - Send ACMD41 (SDCv1) or CMD1 (MMC)
 - Repeat until R1 response changes to 0x00 (100s of ms)
 - Increase clock rate (25Mhz or more)


Lecture 8

J. Valvano, A. Gerstlauer EE445M/EE380L.6









SD Card Driver

```
//******** eDisk ReadBlock ********
// DSTATUS of type BYTE (8 bits)
                                                           // Read 1 block of 512 bytes from the SD (write to RAM)
   STA_NOINIT 0x01 Drive not initialized STA_NODISK 0x02 No medium in the drive
                                                           // Inputs: pointer to an empty RAM buffer
                           No medium in the drive
                                                                       sector number of SD card to read: 0,1,2,...
// STA PROTECT 0x04
                           Write protected
                                                           DRESULT eDisk_ReadBlock (
                                                            BYTE *buff, /* Pointer to buffer to store data */
DWORD sector /* Start sector number (LBA) */
DSTATUS eDisk Initialize(BYTE drv);
DSTATUS eDisk Status(BYTE drv);
                                                           //*********** eDisk_WriteBlock ********
// DRESULT of type BYTE (8 bits)
                                                           // Write 1 block of 512 bytes of data to the SD card
// Inputs: pointer to RAM buffer with information
// RES ERROR
                     1: R/W Error
                                                                        sector number of SD card to write: 0,1,2,...
    RES_WRPRT
                     2: Write Protected
                                                           DRESULT eDisk_WriteBlock (
    RES NOTRDY
                     3: Not Ready
                                                             const BYTE *buff, /* Pointer to data to be written */
DWORD sector /* Start sector number (LBA) */
// RES_PARERR
                     4: Invalid Parameter
                                                            DWORD sector
DRESULT eDisk_Read (
  BYTE drv, // Physical drive number (0)
BYTE *buff, // Pointer to buffer to read data
DWORD sector, // Start sector number (LBA)
  BYTE drv.
                                                                                         edisc.h, edisc.c
DRESULT eEisk_Write (
                                                                                         SDC_4C123.zip
                       // Physical drive number (0)
  BYTE drv.
  DWORD sector, // Start sector number (LBA)
                       // Sector count (1..255)
  BYTE count);
     Lecture 8
                                                J. Valvano, A. Gerstlauer
                                                                                                                   15
                                                   EE445M/EE380L.6
```

Benchmarking


```
Mixed read-after-write:
Read performance (i=0..100):
                                                 result = disk_initialize(0);
GPIOB->ODR |= 0x2000;
                          // bit 13 on LED
                                                 if(result) printf("SD error=%u\n\r",result);
result = disk_read(0,buffer,i,1);
                                                 while(result==0){
GPIOB->ODR &= ~0x2000; // bit 13 off LED
                                                   for(i=0;i<100;i++){
                                                     GPIOB->ODR |= 0x1000; // bit 12 on LED
                                                     result = disk_write(0,testBuff,i,1);
GPIOB->ODR &= ~0x1000;  // bit 12 off LED
Write performance (i=0..100):
                                                     for(j=0;j<1000;j++);
GPIOB->ODR |= 0x1000; // bit 12 on LED
                                                     if(result) printf("SD write error=%u
result = disk_write(0,testBuff,i,1);
                                                                       block=%u\n\r",result,i);
8000; // bit 15 on LED
GPIOB->ODR &= ~0x1000; // bit 12 off LED
                                                     GPIOB->ODR \mid = 0x8000;
                                                     result = disk_read(0,buffer,i,1);
                                                     GPIOB->ODR &= \sim 0 \times 8000; // bit 15 off LED
Kingston 2GB SD Memory Card: SD-M02G
                                                     if(result) printf("SD read error=%u
  Write block time: 2300 µs/block, 200 kB/s
                                                                        block=%u\n\r",result,i);
  Read block time: 532 µs/block, 1 MB/s
Kingston 4GB SD Memory Card: SD-K04G
                                                 Kingston 2GB SD Memory Card: SD-M02G
  Write block time: 4000 µs/block, 128 kB/s
                                                    Write block time: 2300 µs/block, 200 kB/s
  Read block time: 665 µs/block, 0.77 MB/s
                                                    Read block time: 272 µs/block, 1.9 MB/s
Lecture 8
                                    J. Valvano, A. Gerstlauer
                                                                                            16
                                       EE445M/EE380L.6
```

High-Speed Interfacing

- Bandwidth
 - Average or peak bytes transferred per second
- Latency
 - Interface latency

The time a need arises	The time the need is satisfied
new input is available	the input data is read
new input is available	the input data is processed
output device is idle	new output data is written
sample time occurs	ADC is triggered, input data
periodic time occurs	output data, DAC is triggered
control point occurs	control system executed

Device latency



High-Speed Applications (1)

Mass storage

Lecture 8

- Position head, wait for physical location (seek time)
- 2. Transfer data

7200 RPM hard drive: 70 MB/s SATA: up to 300 MB/sec Original CD: 150 kB/s 52x CD: 7.8 MB/s

1x DVD: 1.4MB/s (9x CD) 16x DVD: 22 MB/s (144x CD) Class 2 SDC: 2 MB/s (13x CD) Class 4 SDC: 4 MB/s (26x CD)

> J. Valvano, A. Gerstlauer EE445M/EE380L.6





17

18




J. Valvano, A. Gerstlauer





High-Speed Interfaces (1)


- Hardware FIFO
 - Software satisfies average bandwidth, but not peak guarantees (max. latency)



EE445M/EE380L.6

High-Speed Interfaces (2)

- Dual-port memory
 - Shared memory between hardware & software
 - Framebuffer in video/graphics cards
 - Arbitrate between simultaneous accesses




Lecture 8

J. Valvano, A. Gerstlauer EE445M/EE380L.6

High-Speed Interfaces (3)


- Bank-switched memory
 - Double-buffering
 - Share memory, but avoid conflicts
 - Alternate between different banks or buffers
 - Hardware accesses bank A/B
 - Software accesses bank B/A
 - Switch banks (M=0/1)



Lecture 8

J. Valvano, A. Gerstlauer EE445M/EE380L.6 23

Direct Memory Access (DMA)



- Transfer data directly
 - RAM/ROM <-> device
- Does not involve software/processor
 - Frees up CPU to do other tasks
- At speed of device/memory

Lecture 8

J. Valvano, A. Gerstlauer EE445M/EE380L.6

DMA Initiation

- DMA Controller (DMAC)
 - System bus master to handle DMA transactions
 - Software programmed (memory-mapped registers)
- Software initiated DMA
 - Software to setup DMA controller
 - Software triggers DMA transfer
 - Software to check for completion (poll/interrupt)
- Hardware initiated DMA
 - Software to setup DMA controller
 - Hardware triggers DMA transfer
 - Software to check for completion (poll/interrupt)

Lecture 8 J. Valvano, A. Gerstlauer EE445M/EE380L.6 25

26

Burst vs. Cycle Steal DMA



Figure 6.6. An input block is transferred all at once during burst mode DMA.







Figure 6.7. Each time an input byte is ready it is transferred to memory using single cycle DMA.

Lecture 8 J. Valvano, A. Gerstlauer EE445M/EE380L.6







DMA Channels										
Table 9-1. μDMA Channel Assignments (DMACHMAP <i>n</i> , High/Low Priority via DMAPRIOSET/DMAPRIOCLR)										
Enc.		0 Peripheral Type		1 Peripheral Type		2		-	4	
On#	USB0 EP1 RX	SB	UART2 RX	SB	Peripheral Software	Туре	Peripheral GPTimer 4A	Туре	Peripheral Software	Туре
1		B		SB		В	GPTimer 4A	В		
2	USB0 EP1 TX	В	UART2 TX GPTimer 3A	B	Software Software	В	Software	В	Software Software	B
3	USB0 EP2 RX	В	GPTimer 3A GPTimer 3B	В	Software	В	Software	В	Software	В
4	USB0 EP2 TX	B	GPTimer 3B	B	Software	B	Soπware GPIO A	B	Software	B
5	USB0 EP3 RX	В	GPTimer 2A GPTimer 2B	В	Software	В	GPIO A	В	Software	В
6	Software	В	GPTimer 2B	В	UART5 RX	SB	GPIO B	В	Software	В
7	Software	B	GPTimer 2B	B	UARTS TX	SB	GPIO D	В	Software	B
8	UARTO RX	SB	UART1 RX	SB	Software	B	GPTimer 5A	В	Software	В
9	UARTO TX	SB	UART1 TX	SB	Software	В	GPTimer 5B	B	Software	В
10	SSI0 RX	SB	SSI1 RX	SB	UART6 RX	SB	GPWideTimer 0A	В	Software	В
11	SSI0 TX	SB	SSI1 TX	SB	UART6 TX	SB	GPWideTimer 0B	В	Software	В
12	Software	В	UART2 RX	SB	SSI2 RX	SB	GPWideTimer 1A	В	Software	В
13	Software	В	UART2 TX	SB	SSI2 TX	SB	GPWideTimer 1B	В	Software	В
14	ADC0 SS0	В	GPTimer 2A	В	SSI3 RX	SB	GPIO E	В	Software	В
15	ADC0 SS1	В	GPTimer 2B	В	SSI3 TX	SB	GPIO E	В	Software	В
16	ADC0 SS2	В	Software	В	UART3 RX	SB	GPWideTimer 2A	В	Software	В
17	ADC0 SS3	В	Software	В	UART3 TX	SB	GPWideTimer 2B	В	Software	В
18	GPTimer 0A	В	GPTimer 1A	В	UART4 RX	SB	GPIO B	В	Software	В
19	GPTimer 0B	В	GPTimer 1B	В	UART4 TX	SB	Software	B	Software	В
20	GPTimer 1A	В	Software	В	UART7 RX	SB	Software	В	Software	В
21	GPTimer 1B	В	Software	В	UART7 TX	SB	Software	В	Software	В
22	UART1 RX	SB	Software	В	Software	В	Software	В	Software	В
23	UART1 TX	SB	Software	В	Software	В	Software	В	Software	В
24	SSI1 RX	SB	ADC1 SS0	В	Software	В	GPWideTimer 3A	В	Software	В
25	SSI1 TX	SB	ADC1 SS1	В	Software	В	GPWideTimer 3B	В	Software	В
26	Software	В	ADC1 SS2	В	Software	В	GPWideTimer 4A	В	Software	В
27	Software	В	ADC1 SS3	В	Software	В	GPWideTimer 4B	В	Software	В
28	Software	В	Software	В	Software	В	GPWideTimer 5A	В	Software	В
29	Software	В	Software	В	Software	В	GPWideTimer 5B	В	Software	В
30	Software	В	Software	В	Software	В	Software	В	Software	В
31	Reserved	В	Reserved	В	Reserved	В	Reserved	В	Reserved	В

DMA Channel Control Structure

- Two per channel in main memory
 - Primary array (DMACTLBASE)
 - Alternate (DMAALTBASE) for continuous ping-pong

Address of the last byte of the source buffer								
Address of the last byte of the destination buffer								
DSTINC	DSTSIZE	SRCINC	SRCSIZE		ARBSIZE	XFERSIZE	NXTUSE	XFERMODE
				•				

Table 6.4. Structure of an entry in the channel control structure.

Parameter	Definition				
Source address	Address of the module (memory or input) that generates the data				
Destination address	Address of the module (memory or output) that accepts the data				
DSTINC	Automatically +1/+2/+4/0 the destination address after each transfer				
DSTSIZE	Destination data size (byte/halfword/word)				
SRCINC	Automatically +1/+2/+4/0 the source address after each transfer				
SRCSIZE	Source data size (byte/halfword/word)				
ARBSIZE	Size of bursts between bus arbitrations (powers of 2)				
XFERSIZE	Number of items to transfer				
NXTUSE	Next use burst for scatter-gather transfers				
XFERMODE	Transfer mode (auto-request, ping-pong, etc.) and transfer status				

Lecture 8

J. Valvano, A. Gerstlauer EE445M/EE380L.6 31

Software-Triggered Memory-to-Memory DMA


```
DMASoftware 4C123.zip
 // Initialize the memory to memory transfer
// Called to transfer words from source to destination
// Inputs: src is a pointer to the first element of the original data
// dest is a pointer to a place to put the copy
// cnt is the number of words to transfer (max is 1024 words)
void DMA_Xfr(uint32_t *src, uint32_t *dest, uint32_t cnt){
    ucControlTable[CH30] = (uint32_t)esrc+ent4-1; // last address
    ucControlTable[CH30+1] = (uint32_t)esrc+ent4-1; // last address
    ucControlTable[CH30+2] = 0xAA00C002+((cnt-1)<<4); // Control Word

**PMACHCTL Bits Value Description
DSTINC 31:30 2 32-bit destination address increment
DSTSIZE 29:28 2 32-bit destination data size

SRCINC 27:26 2 32-bit source address increment
SRCSIZE 25:24 2 32-bit source data size
    reserved 23:18 0 Reserved
 DMASPI_4C123.zip
                                    23:18 0
      reserved
                                                            Reserved
                                                           Arbitrates after 8 transfers
Transfer cnt items
N/A for this transfer type
                                                                                                                             (continuous looping transfer
      ARBSIZE
                                    17:14
                                    13:4 cnt-1
                                                                                                                            triggered by timer)
     NXTUSEBURST
                                    2:0
     XFERMODE
                                                            Use Auto-request transfer mode
     .
UDMA_ENASET_R = BIT30; // μDMA Channel 30 is enabled.
                                                                                                                                                                                        32
    UDMA_SWREQ_R = BIT30; // software start, do not wait for completion
```

Lab 5 File System

- Layered software architecture
 - SSI <-> SDC
 - eDisk <-> physical blocks
 - Optional DMA for transfers
 - eFile <-> logical data





Reference EE445M book, Chapter 7

Lecture 8

J. Valvano, A. Gerstlauer EE445M/EE380L.6

Know Your problem

- Read access
 - Sequential versus random access
- Write access
 - Sequential versus random access
 - Insert/Append/Remove
 - Write once (data logger, flight recorder)
- Size, bandwidth, response time
- Reliability
- Security (fail-safe)

Lecture 8

J. Valvano, A. Gerstlauer EE445M/EE380L.6

Know your disk

- Block size
- Disk size
- Read/write speed
- Types and chances of error
 - Wear leveling
 - Conditional probability



Lecture 8

J. Valvano, A. Gerstlauer EE445M/EE380L.6 35

File System Responsibilities

- Logical to physical translation
 - Byte number to block number



- Directory
 - File name to physical translation
- Free space
 - Used
 - Free
 - Damaged



Lecture 8

J. Valvano, A. Gerstlauer EE445M/EE380L.6

File System Performance

- File size
- Disk size
- Number of files
- Speed
 - Time to create, open, close
 - Write bandwidth
 - Read bandwidth



- External if max file size < total free space

Lecture 8 J. Valvano, A. Gerstlauer

Good for sequential write, never erase

Fast random read access

EE445M/EE380L.6

37

File System Allocation (1) • Contiguous allocation - First fit Directory Name File B Start block - Best fit Size or length - Worst fit A,11,3 File A Size could be in B,3,7 bytes or blocks C,22,5


Lecture 8


J. Valvano, A. Gerstlauer EE445M/EE380L.6


Internal fragmentation: on average, each file wastes 1/2 block External fragmentation: largest file size to allocate < free space


38


File C




















File System Summary

- Internal fragmentation
- Clustering
- External fragmentation
- Size

Speed

- Number of files
- Random versus sequentialLegacy
- Read versus write
- Low voltage
- Reliability, recover from errors
 - Error detection
 - Redundant Array of Independent Disks
 - Wear-leveling

Lecture 8 J. Valvano, A. Gerstlauer

EE445M/EE380L.6