Lesson EPSI-06-01 download a pdf copy of the slides

Course EPSI: Essential Principles of Signal Integrity

With Eric Bogatin,
Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab
Dean, Teledyne LeCroy Signal Integrity Academy
Adjunct Professor, University of Colorado, Boulder, ECEE

■EPSI-06-01: recorded live, Dec 1, 2013

- Ground bounce when signals change layers
- Download a copy of the slides



Teledyne LeCroy Signal Integrity Academy

4

Lesson EPSI-06-10 Signals Transitioning Planes

Course EPSI: Essential Principles of Signal Integrity

With Eric Bogatin,
Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab
Dean, Teledyne LeCroy Signal Integrity Academy
Adjunct Professor, University of Colorado, Boulder, ECEE

- ■EPSI-06-10: recorded live, Dec 1, 2013
 - Ingredients for ground bounce
 - Ground bounce in packages and connectors
 - When a signal changes return planes- why DC voltage is not an issue
 - The real problem when return planes change



Teledyne LeCroy Signal Integrity Academy


- Day 1
 - EPSI 1 Transmission Lines
 - EPSI 2 Differential Pairs and Lossy Lines
 - Lunch
 - EPSI 3 Reflections and Terminations
 - EPSI 4 Routing Topologies and Discontinuities
- Day 2
 - EPSI 5 Eliminating Ground Bounce
 - EPSI 6 Navigating Return Path Discontinuities
 - Lunch
 - EPSI 7 NEXT and FEXT Features
 - EPSI 8 PDN and EMI Design



Teledyne LeCroy Signal Integrity Academy

2

In Which Interconnect Structures Will Ground Bounce Arise?



- Two ingredients for ground bounce:
 - Higher inductance (*impedance*) in return path (not a wide plane)
 - Overlapping return currents for different signal lines
- Narrow package traces
- Narrow connector pins
- Resistor SIPS
- Plane transitions (return path impedance)
 - Vcc to Vss connections (return path impedance)
 - Gaps in planes (return path impedance)
 - Vias- signals changing layers (return path impedance)


Ground bounce is not about "ground" it's about return path!



Teledyne LeCroy Signal Integrity Academy

The Real Problem with Different Voltage Return Planes: when the return plane changes

- Jumping off a tall building is not a problem.
- The problem is in the landing
- Using an arbitrary voltage for the reference plane is not a problem.
- The problem is when the return plane changes
- Minimize the problem by reducing the impedance when the return plane changes





Teledyne LeCroy Signal Integrity Academy

E

Lesson EPSI-06-20 How return current flows between planes


Course EPSI: Essential Principles of Signal Integrity

With Eric Bogatin,
Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab
Dean, Teledyne LeCroy Signal Integrity Academy
Adjunct Professor, University of Colorado, Boulder, ECEE

- ■EPSI-06-20: recorded live, Dec 1, 2013
 - How return current flows when the signal goes through a via
 - The real way to think about two planes as a cavity
 - Why two adjacent planes are a transmission line and why this is so important
 - The behavior of the trapped return current in the cavity



Teledyne LeCroy Signal Integrity Academy



Lesson EPSI-06-30 The origin of via to via cross talk


Course EPSI: Essential Principles of Signal Integrity


With Eric Bogatin,
Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab
Dean, Teledyne LeCroy Signal Integrity Academy
Adjunct Professor, University of Colorado, Boulder, ECEE

- ■EPSI-06-30: recorded live, Dec 1, 2013
 - How to think about via to via cross talk
 - Via to via cross talk as voltage noise in the cavity
 - Why the cavity impedance determines the via to via cross talk
 - Most important features that influence the impedance of the cavity



Teledyne LeCroy Signal Integrity Academy





Lesson EPSI-06-40 Cavity impedance profile and cavity noise

Course EPSI: Essential Principles of Signal Integrity

With Eric Bogatin,

Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab Dean, Teledyne LeCroy Signal Integrity Academy Adjunct Professor, University of Colorado, Boulder, ECEE

■EPSI-06-40: recorded live, Dec 1, 2013

- The features of the cavity impedance profile with a bare board
- New impedance features with a VRM attached
- Spreading inductance in a cavity
- Impedance peaks and via to via cross talk peak noise





Teledyne LeCroy Signal Integrity Academy

44

Where Does the Noise Come From?


- Current through an impedance generates a voltage
- Any other signal paths passing through the cavity see the voltage between the planes as part of their signal-return path voltage.
- Noise is the signal current passing through the impedance between the planes
- Peak noise voltage will be dominated by peak impedances and frequency components of the signal





TELEDYNE LECROY Everywhereyoulook*

Teledyne LeCroy Signal Integrity Academy



Lesson EPSI-06-50 Using shorting vias


Course EPSI: Essential Principles of Signal Integrity


With Eric Bogatin,
Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab
Dean, Teledyne LeCroy Signal Integrity Academy
Adjunct Professor, University of Colorado, Boulder, ECEE

- ■EPSI-06-50: recorded live, Dec 1, 2013
 - Impact on cavity impedance from one shorting via
 - Via to via cross talk with a shorting via
 - Role of spreading inductance and cavity thickness
 - Best location of shorting vias and signal vias

TELEDYNE LECROY Everywhereyoulook*


Teledyne LeCroy Signal Integrity Academy





More Return Vias Push the PRF to Higher Frequency

- Lowest noise is when all the return planes are the same voltage
- With many shorting vias
- Cavity modal peaks pushed to higher frequency
- Difficult to estimate impact of number of vias on magnitude of the noise due to plane resonances + freq components of signal:
- In this example: 1 via, 1 signal, ~ 1% noise
- Rough rule of thumb: ~5 signals per return via for 5% cross talk






Teledyne LeCroy Signal Integrity Academy

The Use of Return Vias Drives Reference Plane Selection

A Good Habit: drop a return via at every signal via
















- Voltage on return plane has no impact on the impedance of the signal line
- Return plane selection is all about the option to add a return via

Best return plane selection 2 signal.....



For robust strategy, always use Vss as the return planes and shorting vias between all layers

Teledyne LeCroy Signal Integrity Academy

Lesson EPSI-06-60 Using DC blocking capacitors

Course EPSI: Essential Principles of Signal Integrity

With Eric Bogatin,

Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab Dean, Teledyne LeCroy Signal Integrity Academy Adjunct Professor, University of Colorado, Boulder, ECEE

- ■EPSI-06-60: recorded live, Dec 1, 2013
 - When the two planes in the cavity are not the same voltage
 - How much capacitance for a bypass capacitor?
 - Optimizing the bypass capacitor design
 - Multiple capacitors and loop inductance




Teledyne LeCroy Signal Integrity Academy

40

But what if they are Vcc and Vss Planes?

- The noise comes from the overlap of spectral components of the current overlapping with impedance peaks in the planes.
- Secret to reduce plane noise: via to via cross talk, I/O switching noise
 - Reduce the peak impedances when looking into the cavity
- Add capacitors:
 - Lowest mounting L
 - Highest ESR
 - Use controlled ESR capacitors, typical value: 10 uF and 0.2 Ohms
- Increase cavity C as much as possible
 - Larger width
 - Thinner h





Teledyne LeCroy Signal Integrity Academy

Nominal Conditions 1000 VRM 100 R = 1 mOhms L = 10 nH 10 Planes 4 inches x 4 inches H = 30 mils Capacitors: each 10 uF. ESL = 3 nH, ESR (typical) ~ 5 mOhms 3 features of impedance profile 0.01 Inductance of the capacitors Parallel resonant peaks Modal peaks of the plane resonances 0.001 1MHz 10MHz 100MHz 1GHz 10GHz

Lesson EPSI-06-70 How many bypass capacitors

Course EPSI: Essential Principles of Signal Integrity

With Eric Bogatin,
Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab
Dean, Teledyne LeCroy Signal Integrity Academy
Adjunct Professor, University of Colorado, Boulder, ECEE

- ■EPSI-06-70: recorded live, Dec 1, 2013
 - Estimating the inductance in a capacitor
 - Estimating the number of capacitors per signals switching
 - Optimized board stack up for lowest via to via cross talk
 - Just how low can the via to via cross talk be engineered?



Teledyne LeCroy Signal Integrity Academy


Teledyne LeCroy Signal Integrity Academy

Does it Matter What Capacitor Values You Use?

- If only 1 value C: no (It's about the ESL)
 - VRM + plane cavity
 - + 100 nF cap, ESR = 25 mOhms
 - Or + 10 uF, ESR = 5 mOhms
 - Larger value C is better
- Multiple C values: difficult to optimize without all the details
 - Arbitrary values may reduce peaks, may increase peaks ...it depends
 - 1st order estimate: Select C to match SRF to peak

$$SRF = \frac{159MHz}{\sqrt{ESL[nH] \times C[nF]}}$$

- Peak @ ~ 160 MHz, ESL = 1 nH, C ~ 1 nF
- There is a better way of reducing peaks




TELEDYNE LECROY

Everywherevoulook*

Teledyne LeCroy S

Best Conditions

- Larger planes, thinner h
 - 10 inches x 10 inches
 - h = 3 mils (damps plane modal resonances)
- More capacitors with low ESL, higher ESR
 - 10 caps, each 10 uF
 - ESL = 0.5 nH
 - controlled ESR = 200 mOhms
- Most important way of damping peak resonances is with higher ESR capacitors



TELEDYNE LECROY Everywhereyoulook

Teledyne LeCroy Signal Integrity Academy

How Many Capacitors Needed?

- ... it depends
 - Impedance peaks, frequency components of the current
 - Difficult to select capacitor values to reduce peaks: if peaks > 150 MHz, requires sub 1 nF capacitors.
- Best case:..good damping- no peaks
 - Impedance of the cavity limited by the ESL of all the caps

$$V_{\text{noise}} \sim \text{ESL}_{\text{allCaps}} \frac{\text{dI}_{\text{total}}}{\text{dt}} = \left(\frac{\text{ESL}_{\text{cap}}[\text{nH}]}{n_{\text{caps}}}\right) \left(n_{\text{signals}} \frac{V_{\text{signal}}}{50 \text{ x RT}}\right)$$

$$\frac{n_{\text{signals}}}{n_{\text{caps}}} = \% \text{noise} \frac{50 \text{ x RT[nsec]}}{\text{ESL}_{\text{cap}}[\text{nH}]}$$

For noise =10%

$$\frac{n_{\text{signals}}}{n_{\text{caps}}} = 5 \frac{\text{RT[nsec]}}{\text{ESL}_{\text{cap}}[\text{nH}]}$$

Example: RT = 0.5 nsec ESL = 2 nH

$$n_{\text{signal}}/n_{\text{caps}} = 5 \times 0.5/2 = 1$$

Example: RT = 1 nsec

ESL = 1 nH $n_{signal}/n_{caps} = 5 \times 1/1 = 5$




Teledyne LeCroy Signal Integrity Academy

25

Doing Everything Right

- Cavity:
 - 2 inch x 2 inch → 10 x 10
 - $h = 10 \text{ mils} \rightarrow 2 \text{ mils}$
- Capacitor:
 - C = 100 nF → 1 uF
 - L = 2 nH \rightarrow 0.5 nH
 - R = 25 mOhms → 200 mOhms
- Features:
 - Thinnest dielectric
 - Largest size cavity
 - Smallest mounting inductance
 - Highest ESR (controlled ESR caps)



TELEDYNE LECROY Everywhereyoulook


8 layer Board Stackup for Minimum Switching Noise

Features

- Adjacent power and ground layers
- Power and ground layers near component surfaces (low C ESL)
- Thin dielectric between power and ground
- Similar planes for pairs of signal layer
- Dielectric fill between adjacent signal layers

Capacitor selection

- Engineer as low ESL mounting inductance as possible
- Select controlled ESR caps
- Value of C is not important





Teledyne LeCroy Signal Integrity Academy

9

Lesson EPSI-06-80 Cross talk with Differential Vias

Course EPSI: Essential Principles of Signal Integrity


With Eric Bogatin,
Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab
Dean, Teledyne LeCroy Signal Integrity Academy
Adjunct Professor, University of Colorado, Boulder, ECEE


■EPSI-06-80: recorded live, Dec 1, 2013

- Why cavity noise is dramatically reduced with differential vias
- How common signal components dramatically increase cavity noise
- Why you should always add a return via even with differential vias
- Summary of minimizing the switching noise when changing signal layers



Teledyne LeCroy Signal Integrity Academy





Lesson EPSI-06-90 Termination Strategies and Ground Bounce

Course EPSI: Essential Principles of Signal Integrity

With Eric Bogatin,


Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab Dean, Teledyne LeCroy Signal Integrity Academy Adjunct Professor, University of Colorado, Boulder, ECEE


■EPSI-06-90: recorded live, Dec 1, 2013


- When the return planes are both the same- how to terminate?
- When the return planes are different voltages- how to terminate?
- Reducing ground bounce when signals switch at the TX
- Bypass capacitors when the TX switches



Teledyne LeCroy Signal Integrity Academy







For Low and Robust Ground Bounce When Signals Change Return Layers

- Always use Vss (ground) as the return plane
- Place at least one return via adjacent to every signal via
 - (may be able to get away with 5 signals per return via)
- Use differential signals for all high speed signals, minimize common signal component (mode conversion)
 - Still add return vias to reduce gnd bounce from common signals
- When return planes are not the same voltage, use return vias between similar planes: Vcc to Vcc and Vdd to Vdd
- When none of the return planes are the same: re-design the stack up
- As fall back, use as thin a dielectric as possible between different voltage planes add low L decoupling capacitors between them
 - For ~ 2 nH capacitors, maybe 3 signals per capacitor



Teledyne LeCroy Signal Integrity Academy

26

Lesson EPSI-06-100 Ground bounce and split planes

Course EPSI: Essential Principles of Signal Integrity

With Eric Bogatin,
Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab
Dean, Teledyne LeCroy Signal Integrity Academy
Adjunct Professor, University of Colorado, Boulder, ECEE

- ■EPSI-06-100: recorded live, Dec 1, 2013
 - Split power planes are inevitable with 5 to 50 power rails
 - Why return currents on split planes generates ground bounce
 - How to think about return current passing through the splits in planes
 - 7 important design fixes to reduce ground bounce in splits planes



Teledyne LeCroy Signal Integrity Academy

