

[Lesson EPSI-04-01 download the pdf file here](#)

Course EPSI: Essential Principles of Signal Integrity

With Eric Bogatin,
Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab
Dean, Teledyne LeCroy Signal Integrity Academy
Adjunct Professor, University of Colorado, Boulder, ECEE

- EPSI-04-01: recorded live, Dec 1, 2013
 - An introduction to section 4: engineering routing topologies
 - Download a pdf copy of the slides by clicking the link on this page

[Lesson EPSI-04-10 Routing Topologies](#)

Course EPSI: Essential Principles of Signal Integrity





With Eric Bogatin,
Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab
Dean, Teledyne LeCroy Signal Integrity Academy
Adjunct Professor, University of Colorado, Boulder, ECEE

EPSI-04-10: recorded live, Dec 1, 2013

- Why branches cause reflections
- Point to point
- Clustered load topology
- Daisy chain or linear route


Applying the Youngman Principle: Turn root cause into best design practices

- Reflections can cause signal distortion and collapse of the eye.
- If the root cause of reflections is changes in the instantaneous impedance, what general guideline do we follow to eliminate reflection noise?
 - ✓ Keep the instantaneous impedance the signal sees constant
- Four typical situations to engineer:
 1. Problem: non-uniformity of the transmission lines
 - ✓ *Solution: use controlled impedance lines*
 2. Problem: the ends of the lines
 - ✓ *Solution: use a termination strategy*
 3. Problem: routing topology
 - ✓ *Solution: use a linear route, keep branches short*
 4. Problem: discontinuities
 - ✓ *Solution: keep them short, match to line impedance*



Routing Topologies

Point to point




Branched




ALL branched topologies will suffer from multiple reflections that limit highest acceptable data rate

Linear



Tree, clustered



Lesson EPSI-04-20 Clustered Load Topologies

Course EPSI: Essential Principles of Signal Integrity

With Eric Bogatin,
Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab
Dean, Teledyne LeCroy Signal Integrity Academy
Adjunct Professor, University of Colorado, Boulder, ECEE

- EPSI-04-20: recorded live, Dec 1, 2013
 - Tree topologies
 - Clustered load
 - Which is better tree or cluster topologies?
 - What limits the maximum data rate?






Teledyne LeCroy Signal Integrity Academy

5


Most Important Principle: A Terminated, Branched Topology Will Always Have Reflection Noise and ISI

0.5 nsec UI, Single bit response (2 Gbps data rate)



2 Gbps, branch topology, terminated


2 Gbps, point to point topology, terminated



Teledyne

6

Tree vs Clustered Load: Which one is better?



$$V1 = \frac{1}{2} V0$$

$$t2 = \frac{2 \times Z_2}{Z_1 + Z_2} = \frac{2 \times 50 / 4}{50 + 50 / 4} = \frac{2}{5}$$

$$V2 = \frac{2}{5} V1$$

$$V3 = 2 \times V2 \quad V3 = 2 \times \frac{2}{5} \times \frac{1}{2} V0 = \frac{4}{10} 3.3 = 1.32v$$

$$V1 = \frac{1}{2} V0$$


$$t2 = \frac{2 \times Z_2}{Z_1 + Z_2} = \frac{2 \times 50 / 2}{50 + 50 / 2} = \frac{2}{3}$$

$$V2 = \frac{2}{3} V1$$

$$V3 = \frac{2}{3} V2$$

$$V4 = 2 \times V3 \quad V4 = 2 \times \frac{2}{3} \times \frac{2}{3} \times \frac{1}{2} V0 = \frac{4}{9} 3.3 = 1.47v$$

Step response




Lesson EPSI-04-30 Clustered Load Features

Course EPSI: Essential Principles of Signal Integrity


With Eric Bogatin,
Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab
Dean, Teledyne LeCroy Signal Integrity Academy
Adjunct Professor, University of Colorado, Boulder, ECEE

- EPSI-04-30: recorded live, Dec 1, 2013
 - How to optimize a branch topology?
 - Why equal length branches are important
 - Which is a better termination topology?
 - Why it is almost impossible to get above 1 Gbps


The More Branches, the Longer to Reach Final Voltage @RX





Step response



When RT ~ reflection time, reflections are smeared out, it looks like the rise time of RX signal is increasing.




Which is Better: Source Series or Far End Termination?



Generally, far end results in shorter rise time, but both are limited by reflections. You cannot terminate away reflections from branched topologies.

If Branch Lengths are Unequal, More Reflection Noise



- For highest possible data rate in branched topology:
 - Shortest length branches
 - All equal length branches
 - Far end termination
 - Max possible data rate ~ 1 Gbps for 1 inch branches

Lesson EPSI-04-40 Daisy Chain


Course EPSI: Essential Principles of Signal Integrity

With Eric Bogatin,
Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab
Dean, Teledyne LeCroy Signal Integrity Academy
Adjunct Professor, University of Colorado, Boulder, ECEE

- EPSI-04-40: recorded live, Dec 1, 2013
 - Why DDR3 changed routing topology to DDR4
 - Terminating daisy chain routing
 - How to optimize the Daisy chain route
 - How high a data rate can be achieved with daisy chain


How to Break the 1 Gbps Barrier?

- Don't use branched topology: route with linear topology
 - Key feature: enables shorter branch lengths




...but even linear routes have branches!

Plus package lead




Linear routing (daisy chain)




Linear route enables shorter branches, higher possible data rate

Transition from DDR2 to DDR3

DDR2: tree topology




DDR3: linear topology



Linear route with fly-by termination


Which Termination Strategy for Daisy Chain?




Flyby termination

Essential to use far end termination for daisy chain for highest possible data rate

First RX signal in the chain




Each RX is Different (@ 1 Gbps, 1 inch stubs))



Worst case RX is always the first on the chain


Shorter Stub Length = Higher Possible Data Rate



But where are the reflections occurring?

How can they be further reduced?

A Possible Fix: Add a Stub-Series Resistor



Selecting resistor value:

R too small, no impact

R too large, rise time degradation at RX

Optimum value ~ 25-50 Ohms

Depends on stub length, trunk lengths, input gate capacitance

Routing Design Features to Enable Higher Data Rate

- Only point to point routing topology supports a data rate > 2 Gbps
- #1 design guideline to increase highest supported data rate:
 - ✓ Reduce branch lengths, everywhere
 - ✓ In tree topology, keep branch lengths equal, far end Vtt termination
 - ✓ Linear route enables shorter branch lengths
 - ✓ Minimum length termination stubs (flyby termination)
- Trick:
 - ✓ Stub series resistor
 - ✓ Terminate both ends in bi-directional buses
 - ✓ There are often multiple right answers
- Will a specific routing, termination strategy work at a specific data rate?
- “it depends”
 - ✓ RT of driver (shortest), Driver output impedance (lowest), Input gate capacitance (smallest)
 - ✓ Z0 (controlled)
 - ✓ Routing topology (linear)
 - ✓ Stub length (shortest)
 - ✓ Distribution of stub lengths (all the same)
 - ✓ Termination topology (far end, source?)
 - ✓ Other discontinuities (short, matched to the line Z0)

Will it work? Simulate to find out

- Only point to point routing topology supports a data rate > 2 Gbps



TELEDYNE LECROY
Everywhere you look

Teledyne LeCroy Signal Integrity Academy

19

Lesson EPSI-04-50 Input Gate Capacitance

Course EPSI: Essential Principles of Signal Integrity

With Eric Bogatin,
Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab
Dean, Teledyne LeCroy Signal Integrity Academy
Adjunct Professor, University of Colorado, Boulder, ECEE

- EPSI-04-50: recorded live, Dec 1, 2013
 - Input gate capacitance- the most important property of the RX
 - Measuring the input gate capacitance of the receiver
 - Impact of termination and rise time at the RX from input gate capacitance
 - Why source series termination is sometimes not capable of as high a data rate as far end termination




TELEDYNE LECROY
Everywhere you look




Teledyne LeCroy Signal Integrity Academy

20

Impact from Input Capacitance and Termination Strategy





Impact of Ccomp is to increase rise time of signal @ RX



Generally far end termination results in slightly faster edge @RX and high possible data rate

Input Gate Capacitance of RX: Ccomp

Real RX really behaves like:



```
[MODEL] Buffer1
Model_type      3-state
Polarity        Non-Inverting
Enable          Active-High
Vinl =          0.8V
Vinh =          2.0V
C_comp          3.32pF      3.69pF      2.96pF
```

Typical values range from 1 pF to 8 pF

Depends on ESD protection diodes and I/O pad size and gate capacitance

So what?

Lesson EPSI-04-60 Discontinuities

Course EPSI: Essential Principles of Signal Integrity

With Eric Bogatin,
Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab
Dean, Teledyne LeCroy Signal Integrity Academy
Adjunct Professor, University of Colorado, Boulder, ECEE


- EPSI-04-60: recorded live, Dec 1, 2013
 - Two types of discontinuities
 - Return path discontinuities and stubs are the worst
 - The five most important steps in reducing the impact from discontinuities
 - Modeling a discontinuity as a transmission line
 - Shorter is always better

Two Types of Discontinuities



*Continuous return path
Linear route topology*

- Neck down, corners
- DC blocking cap
- Some connectors
- IC packages
- Thru vias (with return vias)
- Corners
- Serpentine




*Screwed up return path (RPD)
Stub topology*

- Gaps in planes
- Test points
- Termination, routing stubs
- Via stubs
- Some connectors
- Some vias


Five Most Important Design Principles for Discontinuities

1. Try to simulate the reflection noise using simple transmission line models to get a quick, 1st order estimate of impact
2. If $TD \ll RT$, discontinuity may be transparent- don't worry about it! Move on to more important problems
3. Keep stub lengths short
4. Consider adding "relief anti-pad" under large surface pads
5. Avoid return path discontinuities (RPD)



Approximate Most Connectors as a Transmission Line




Simple model:
 $Z_0 = 73 \text{ Ohms}$
 $TD = 0.06 \text{ nsec}$
 $Len \sim 0.36 \text{ inches}$



Pad stack on board may compensate for pin impedance



How Short is Short Enough?




If $TD \ll RT$, discontinuity may be transparent- don't worry about it! Move on to more important problems

$$\text{Len} < \sim 1/10^{\text{th}} \lambda \quad \lambda[\text{cm}] = \frac{15\text{cm/nsec}}{\text{BW}} = \frac{15\text{cm/nsec}}{0.35} RT = 43 \times RT[\text{nsec}]$$

$$\text{Len}[\text{cm}] < \frac{1}{10} 43 \times RT[\text{nsec}] \sim 4 \times RT[\text{nsec}]$$

For $RT = 0.3 \text{ nsec}$, $\text{Len} < 1 \text{ cm} \sim \frac{1}{2} \text{ inch}$






Impact from a Series Connector Discontinuity




@ RX,
 $RT = 0.3 \text{ nsec}$
@ 2 Gbps

Connectors can be pretty transparent if kept short

Long connectors can pose problems



Explore Length-Rise Time Trade Offs With The Teledyne LeCroy Reflection app



Download this free app from section 3 of the EPSI online course





Lesson EPSI-04-70 Vias and stubs

Course EPSI: Essential Principles of Signal Integrity

With Eric Bogatin,
Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab
Dean, Teledyne LeCroy Signal Integrity Academy
Adjunct Professor, University of Colorado, Boulder, ECEE

- EPSI-04-70: recorded live, Dec 1, 2013
 - Vias can be transparent if they are short enough
 - Optimizing the impedance of a via by tuning the clearance hole diameter
 - The quarter wave stub resonant frequency
 - Stub length as a limitation to the highest data rate in the channel



Vias Are Generally Transparent < 3 Gbps



But if you want to worry about vias....

Optimize Via Impedance By Adjusting Clearance Hole Diameter


Different hole diameter



Optimized clearance hole size depends on:


- Capture pads
- NFP
- Barrel diameter
- Number of layers in the board
- Board stack up
- Thickness of dielectric

@ RT > 200 psec,
via is pretty
transparent



Generally bigger impact from the via stub

The ¼ Wave Stub Resonance



$$TD = \frac{Len}{12 \text{ in/nsec}} \times \sqrt{Dk} = \frac{Len}{6 \text{ in/nsec}}$$

When $2 \times TD = \frac{1}{2}$ cycle, minimum received signal
 $TD = \frac{1}{4}$ cycle: the quarter wave resonance

$$TD = \frac{1}{4} \frac{1}{f_{res}}$$



$$f_{res} [\text{GHz}] = \frac{1}{4} \frac{1}{TD [\text{nsec}]} = \frac{1.5}{Len [\text{inches}]}$$

Example: $Len = 0.5 \text{ inch}$, $f_{res} = 3 \text{ GHz}$

How Short Should Stubs Be? (worst case, low loss channel)


engineer $f_{res} > 2 \times \text{BW of signal (@TX)}$

$$f_{res} = \frac{1.5}{Len} > 2 \times \text{BW} = 2 \times 5 \times \frac{1}{2} \text{BR}$$

$$\frac{1.5}{Len} > 10 \times \frac{1}{2} \text{BR} = 5 \times \text{BR}$$




$$Len [\text{inches}] < \frac{1.5}{5 \times \text{BR}} = \frac{0.3}{\text{BR} [\text{Gbps}]}$$





BR = 2.5 Gbps, Stub length < 0.12 inches
 BR = 5 Gbps, Stub length < 0.06 inches
 BR = 10 Gbps, Stub length < 0.03 inches

Routing stubs limit highest data rate a channel will support
 ONLY point to point routing topology is possible for > 2 Gbps


Impact from Package Attach Pad



via between pads
BGA land pad
solder mask blocks path to via



Measured TDR response looking into pkg



Biggest impact from a package typically is from mounting pads on the board: $\sim 1\text{-}3\text{ pF}$









TELE
Everywhere you look


Teledyne LeCroy Signal Integrity Academy

35

Add Relief Pads in Planes Under SMT Pads to Reduce Capacitance



Adjust pad size to make pad disappear, or to reduce total input capacitance



TELE
Everywhere you look

Teledyne LeCroy Signal Integrity Academy

36

Five Most Important Design Principles for Discontinuities

1. Try to simulate the reflection noise using simple transmission line models to get a quick, 1st order estimate of impact
2. If $TD \ll RT$, discontinuity may be transparent- don't worry about it! Move on to more important problems
3. Keep stub lengths short
4. Consider adding "relief anti-pad" under large surface pads
5. Avoid return path discontinuities (RPD)

