Lesson EPSI-03-01 Download the pdf file

Course EPSI: Essential Principles of Signal Integrity

With Eric Bogatin,
Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab
Dean, Teledyne LeCroy Signal Integrity Academy
Adjunct Professor, University of Colorado, Boulder, ECEE

- EPSI-03-01: recorded live, Dec 1, 2013
 - The root cause of reflection noise and how to reduce it
 - Download a copy of the slides



Teledyne LeCroy Signal Integrity Academy

4

Lesson EPSI-03-10 How to Think About Reflections

Course EPSI: Essential Principles of Signal Integrity

With Eric Bogatin,
Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab
Dean, Teledyne LeCroy Signal Integrity Academy
Adjunct Professor, University of Colorado, Boulder, ECEE

- EPSI-03-10: recorded live, Dec 1, 2013
 - Uniform lines and propagating signals
 - Reflection and transmission coefficients
 - The impact of reflections
 - It's all about what happens at one interface



Teledyne LeCroy Signal Integrity Academy


EPSI: A 2-Day Workshop

- Day 1
 - EPSI 1 Transmission Lines
 - EPSI 2 Differential Pairs and Lossy Lines
 - Lunch
 - EPSI 3 Reflections and Terminations
 - EPSI 4 Routing Topologies and Discontinuities
- Day 2
 - EPSI 5 Eliminating Ground Bounce
 - EPSI 6 Navigating Return Path Discontinuities
 - Lunch
 - EPSI 7 NEXT and FEXT Features
 - EPSI 8 PDN and EMI Design

TELEDYNE LECROY

Everywherevoulook*

Teledyne LeCroy Signal Integrity Academy



Lesson EPSI-03-20 Voltage and Current Reflections

Course EPSI: **Essential Principles of Signal Integrity**


With Eric Bogatin,


Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab Dean, Teledyne LeCroy Signal Integrity Academy Adjunct Professor, University of Colorado, Boulder, ECEE

- ■EPSI-03-20: recorded live, Dec 1, 2013
 - Reflections from opens and shorts
 - What happens to the current in reflections
 - The bounce diagram and keeping track of reflections
 - Why simulation is essential



Teledyne LeCroy Signal Integrity Academy





Lesson EPSI-03-30 Practice safe simulation

Course EPSI: Essential Principles of Signal Integrity

With Eric Bogatin,
Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab
Dean, Teledyne LeCroy Signal Integrity Academy
Adjunct Professor, University of Colorado, Boulder, ECEE

- ■EPSI-03-30: recorded live, Dec 1, 2013
 - Rule #9: How to practice safe simulation
 - A free simulation tool included in the downloaded .zip folder
 - Why it takes 2 reflections to cause problems
 - Impact on reflected and transmitted signal from all the parameters

TELEDYNE LECROY
Everywherevoulook*

Teledyne LeCroy Signal Integrity Academy

Practice Safe Simulation

Rule #9: Never do a measurement or simulation without first anticipating what you expect to see.

- If you are wrong, there is a reason- either the set up is wrong or your intuition is wrong. Either way, by exploring the difference, you will learn something
- If you are right, you get a nice warm feeling that you understand what is going on.

TELEDYNE LECROY

Teledyne LeCroy Signal Integrity Academy

9

Dynamic Simulation of Reflected Signals Download this free animation tool in the zip file for this lesson VScale X V Reflected Waveform VScale X Transmitted Waveform VScale X Reflected Waveform VScale X Transmitted Waveform

Lesson EPSI-03-40 Noise margins

Course EPSI: Essential Principles of Signal Integrity

With Eric Bogatin,
Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab
Dean, Teledyne LeCroy Signal Integrity Academy
Adjunct Professor, University of Colorado, Boulder, ECEE

■EPSI-03-40: recorded live, Dec 1, 2013


- The problem with reflections
- Noise margins and timing jitter
- Reflections and inter symbol interference (ISI)
- Solving reflection problems




Teledyne LeCroy Signal Integrity Academy

44

Acceptable Performance: Noise Margins VOH **VIH** Margin VIL VOL Margin 2.4V TTL [5volt] 2.0V 400mV 0.8v 0.5v 300mV 2.0V 0.5v FCT [5volt] 2.5V 500mV 0.8v 300mV ELB_10_Ohms_0p... ELB_10_Ohms_0p.. BTL [5 volt] 2.1V 1.62V 480mV 1.47v 1.1v 370mV VOH_{min} ······· 400mV GTL [5 volt] 1.5V 1.05V 450mV 0.95v 0.55v Noise margin, hi CMOS [5 volt] 3.85V 1050mV 1.35v 1340mV 4.9V 0.1 VIH_{min} LVTTL [3volt] 2.4V 2.0V 400mV 0.8v 0.4v 400mV LVCMOS [3 volt] 2.8V 2.0V 800mV 0.2v 600mV 0.8v ····· VIL_{max} CMOS [2.5V] 2.0V 1.7V 300mV 0.7v 0.4v 300mV 210mV CMOS [1.8V] 1.35V 1.1V 250mV 0.66v 0.45v Noise margin, lo For 5 V CMOS, noise margin-hi/lo ~ 1/5 ~ 20% For 2.5 V CMOS, noise margin-hi/lo ~ 0.3/2 ~ 15% For 1.8 V CMOS, noise margin-hi/lo ~ 0.25/1.35 ~ 18% Typical noise margin for single-ended CMOS technology ~ 15% of signal swing Noise budget allocation: ~ 1/3 to reflection noise, ~1/3 to xtk, ~1/3 to PDN noise Teledyne LeCroy Signal Integrity Academy






The Problem:

Mask Violations (collapse of the eye)

@ 2.5 Gbps

good



- The process to "get it right the 1st time":
 - Identify the problem: collapse of the eye
 - Find the root cause: why do eyes go bad?
 - Turn root cause into practical design guidelines
 - Understand the "essential principles" of how physical design affects signal performance
 - Evaluate tradeoffs with analysis tools as early in the design process as possible



Teledyne LeCroy Signal Integrity Academy

bad

41

Lesson EPSI-03-50 Four sources of reflections

Course EPSI: Essential Principles of Signal Integrity

With Eric Bogatin,

Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab Dean, Teledyne LeCroy Signal Integrity Academy Adjunct Professor, University of Colorado, Boulder, ECEE

- ■EPSI-03-50: recorded live, Dec 1, 2013
 - Applying the Youngman Principle to reduce reflection noise
 - The four sources of reflection noise
 - Non-uniform lines, ends, routing topology, discontinuities
 - Uniform transmission lines and 2D field solvers




Teledyne LeCroy Signal Integrity Academy

Applying the Youngman Principle:

Turn root cause into best design practices

- Reflections can cause signal distortion and collapse of the eye.
- If the root cause of reflections is changes in the instantaneous impedance, what general guideline do we follow to eliminate reflection noise?
 - Keep the instantaneous impedance the signal sees constant
- Four typical situations to engineer:
- Problem: non-uniformity of the transmission lines 1.
 - Solution: use controlled impedance lines
- 2. Problem: the ends of the lines
 - Solution: use a termination strategy
- 3. Problem: routing topology
 - Solution: use a linear route, keep branches short
- Problem: discontinuities
 - Solution: keep them short, match to line impedance






Teledyne LeCroy Signal Integrity Academy


Practical Design Guideline:

1. Use Controlled Impedance Lines
 Example: four different uniform segments: 40 Ω - 60 Ω



Solution: Adjust cross section of each segment to hit target impedance (use 2D field solver)





Teledyne LeCroy Signal Integrity Academy

Lesson EPSI-03-60 Termination topologies

Course EPSI: Essential Principles of Signal Integrity


With Eric Bogatin,
Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab
Dean, Teledyne LeCroy Signal Integrity Academy
Adjunct Professor, University of Colorado, Boulder, ECEE


■EPSI-03-60: recorded live, Dec 1, 2013


- Terminations to prevent reflections
- Source series terminations
- Far end termination
- What's the problem with far end terminations



Teledyne LeCroy Signal Integrity Academy







Lesson EPSI-03-70 Balancing Power and Signal Quality

Course EPSI: Essential Principles of Signal Integrity

With Eric Bogatin,


Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab
Dean, Teledyne LeCroy Signal Integrity Academy
Adjunct Professor, University of Colorado, Boulder, ECEE


■EPSI-03-70: recorded live, Dec 1, 2013


- RC, thevenin and Vtt termination
- Estimating power dissipation in different terminations
- Surprising differences in power dissipation
- Limitations with RC terminations and why clocks are best




Teledyne LeCroy Signal Integrity Academy












- Power dissipation advantage for 50% duty cycle
 - Less advantage with non 50% duty cycles
- Some data dependent jitter
 - Most suitable for clocks: with 50% duty cycle
 - Will have a turn on time for centered signal @RX



Lesson EPSI-03-80 Flyby Termination

Course EPSI: Essential Principles of Signal Integrity

With Eric Bogatin,

Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab
Dean, Teledyne LeCroy Signal Integrity Academy
Adjunct Professor, University of Colorado, Boulder, ECEE

■EPSI-03-80: recorded live, Dec 1, 2013

- Where to place the terminating resistor
- How to minimize the termination stub
- Flyby termination
- Limitations with RC terminations and why clocks are best



Teledyne LeCroy Signal Integrity Academy


...


Which Termination to Use?

- Often times many "correct" answers
- If power is most important
 - source series termination
- If a clock net, lowest power, and minimum complexity:
 - RC termination
- If low duty cycle control line, mostly lo or mostly hi, lowest power if:
 - Far end termination to Vss or Vcc
- For reduced ground bounce @termination:
 - Provide connection to each plane used in the return path
- Good balance between: lower power, higher noise margin, higher bandwidth, but higher cost:
 - Far end Vtt termination
- ...but for the highest data rate:
 - It's the routing topology that sets the maximum supported data rate, not the termination strategy
 - You cannot "terminate away" reflections from poor routing topologies



Teledyne LeCroy Signal Integrity Academy






Terminating BOTH the Differential and Common Signals

Tee termination topology

For differential signals



$$Z_{diff} = R_{equiv} = 2 R_1 = 2 \times Z_{odd}$$


$R_1 = Z_{odd}$

Common signals:

$$Z_{comm} = R_{equiv} = \frac{1}{2} R_1 + R_2 = \frac{1}{2} Z_{even}$$

Typical implementation: RC termination

$$R_2 = \frac{1}{2} (Z_{even} - Z_{odd})$$




No DC power dissipation
Adds extra component to board- never ideal R, C
Difficult to do on die
C typically 1-100 nF

Teledyne LeCroy Signal Integrity Academy

22

Alternatively: Terminate as Single Ended Lines



Far end, Vtt termination of each line

Terminates both differential signal and common signal

Can be done on-die for shortest termination stub length



Teledyne LeCroy Signal Integrity Academy



Rule #9: Never do a measurement or simulation without first anticipating what you expect to see.

If you are wrong, there is a reason- either the set up is wrong or your intuition is wrong. Either way, by exploring the difference, you will learn something If you are right, you get a nice warm feeling that you understand what is going on.



Teledyne LeCroy Signal Integrity Academy