Lesson EPSI-08-01 Download the pdf copy of the slides

Course EPSI: Essential Principles of Signal Integrity

With Eric Bogatin,
Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab
Dean, Teledyne LeCroy Signal Integrity Academy
Adjunct Professor, University of Colorado, Boulder, ECEE

■EPSI-08-01: recorded live, Dec 1, 2013

- PDN and EMI design
- Wrap up
- Download a pdf copy of the slides by clicking on the link on this page



Teledyne LeCroy Signal Integrity Academy

4

Lesson EPSI-08-10 Summary of the EPSI course

Course EPSI: Essential Principles of Signal Integrity

With Eric Bogatin,
Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab
Dean, Teledyne LeCroy Signal Integrity Academy
Adjunct Professor, University of Colorado, Boulder, ECEE

- ■EPSI-08-10: recorded live, Dec 1, 2013
 - The process to solve signal integrity problems
 - The 9 essential principles
 - The 10 habits of successful designers
 - The 6 families of SI problems




Teledyne LeCroy Signal Integrity Academy

- Day 1
 - EPSI 1 Transmission Lines
 - EPSI 2 Differential Pairs and Lossy Lines
 - Lunch
 - EPSI 3 Reflections and Terminations
 - EPSI 4 Routing Topologies and Discontinuities
- Dav 2
 - EPSI 5 Eliminating Ground Bounce
 - EPSI 6 Navigating Return Path Discontinuities
 - Lunch
 - EPSI 7 NEXT and FEXT Features
 - EPSI 8 PDN and EMI Design

TELEDYNE LECROY
Everywherevoulook

Teledyne LeCroy Signal Integrity Academy

,



The Nine Essential Principles of Signal Integrity

- All interconnects are transmission lines
- Signals are dynamic
- 3. Signals see an instantaneous impedance
- Current propagates as a signal-return path loop with a direction of propagation and a direction of circulation
- 5. Reflections occur whenever the instantaneous impedance changes
- 6. Inductance is fundamentally about how efficient a conductor is in generating rings of magnetic field lines
- 7. Current in a conductor redistributes at higher frequency driven by minimizing loop inductance
- 8. Dielectric materials absorb electrical field energy causing attenuation
- Common currents in conductors radiate and often cause EMC failures



Teledyne LeCroy Signal Integrity Academy

5

The Ten Habits of Highly Successful Designers

- Design all interconnects as controlled impedance and terminate when necessary
- Minimize all branch lengths and stub lengths. Route with linear topology
- 3. Space out signals as far as possible, or at least 2 x the line width
- 4. Don't screw up the return path, or share return paths
- 5. Corollary to #4: Do not allow signals to cross gaps in return planes
- Corollary to #4: Use return vias adjacent to EVERY signal via
- 7. Under 1 Gbps, use tightly coupled differential pairs, over 1 Gbps, consider loosely coupled diff pairs, with symmetrical lines
- 8. Use multiple power and ground planes on adjacent layers with thin dielectric between them, close to the surface
- Use shortest, widest surface traces possible for decoupling capacitors, as close to via in pad as possible
- Use enough total capacitance for low frequency and enough capacitors for low inductance at high frequency. Use simulation to optimize capacitor values to minimize peak impedance at parallel resonances



Teledyne LeCroy Signal Integrity Academy

Lesson EPSI-08-20 Intro to the Power Distribution Network

Course EPSI: Essential Principles of Signal Integrity

With Eric Bogatin,

Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab Dean, Teledyne LeCroy Signal Integrity Academy Adjunct Professor, University of Colorado, Boulder, ECEE

■EPSI-08-20: recorded live, Dec 1, 2013


- The fundamental problem in PDN design and its root cause
- The impedance profile and structures that influence it
- The Bandini Mountain and why it is the most important problem
- What it looks like when we get the PDN design correct




Teledyne LeCroy Signal Integrity Academy

7

Identify the Problem: Rail Collapse **PDN** Z_{PDN} Vdd 2 μsec **VRM** chip Voltage drop on the pads of the chip may exceed the NOP Search 1V: noise threshold, will ~20mV contribute to jitter ~40mV Design Goal: engineer the impedance of the PDN low enough to keep the rail collapse acceptable. H 20.0 ns/div № ∿ Teledyne LeCroy Signal Integrity Academy





Lesson EPSI-08-30 The consequence of getting the PDN wrong

Course EPSI: Essential Principles of Signal Integrity

With Eric Bogatin,


Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab
Dean, Teledyne LeCroy Signal Integrity Academy
Adjunct Professor, University of Colorado, Boulder, ECEE


■EPSI-08-30: recorded live, Dec 1, 2013

- What does a "bad" PDN impedance profile look like?
- Why "bad" PDNs may still "work"
- What it means to have a robust PDN design
- Which is better, 3 capacitors the same value or 3 capacitors with different values



Teledyne LeCroy Signal Integrity Academy





Lesson EPSI-08-40 The Secret to a Robust PDN


Course EPSI: Essential Principles of Signal Integrity


With Eric Bogatin,
Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab
Dean, Teledyne LeCroy Signal Integrity Academy
Adjunct Professor, University of Colorado, Boulder, ECEE

- ■EPSI-08-40: recorded live, Dec 1, 2013
 - A PDN with a board that has 1000 capacitors will still have a Bandini Mountain
 - How to reduce the Bandini Mountain if you can't change the package
 - Why the specific values of capacitors you choose is so important
 - The optimum selection of capacitor values

TELEDYNE LECROY Everywhereyoulook

Teledyne LeCroy Signal Integrity Academy





Lesson EPSI-08-50 Steps to Reduce the Bandini Mountain

Course EPSI: Essential Principles of Signal Integrity

With Eric Bogatin,

Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab Dean, Teledyne LeCroy Signal Integrity Academy Adjunct Professor, University of Colorado, Boulder, ECEE

■EPSI-08-50: recorded live, Dec 1, 2013

- Make the PDN look like a resistor to damp out peaks
- Reduce the ESL of capacitors
- The structures which contribute to ESL of capacitors
- How to increase your luck in PDN design




Teledyne LeCroy Signal Integrity Academy

47

Increase Your Luck by Reducing the ESL of the Capacitors

Capacitor mounting inductance






- Minimum length surface traces (fewer number of squares)
- Maximum width surface traces (fewer number of squares)
- Power and ground plane pair cavity, close to the surface
- Multiple capacitors in parallel (individual or IDC)

1st order effects: reduce cavity spreading inductance

Minimum spacing between power and ground plane pairs

2nd order effects

- 1. Place capacitors in proximity to the package
- 2. Multiple via pairs per capacitor



Typical ESL values:

- Poor design ~ 5 nH
- Ok design ~ 2 nH
- Good design ~ 1 nH
- Great Design ~ 0.5 nH

TELEDYNE LECROY
Everywhereyoulook

Teledyne LeCroy Signal Integrity Academy

How to Increase Your Luck and Decrease the Peak Impedances?

- If you don't simulate, it doesn't mean your product won't work. ...you just won't know until you build it and test it – does your test suite include worst case?
- Good habits to improve your luck:
 - Design lower ESL capacitor mounting
 - Select lower ESL capacitors: x2y, InterDigitated Capacitors (IDC)
 - Add more capacitors (reduces ESL)
 - Use higher ESR capacitors (damps resonances) (smaller value capacitors)
 - Use more different capacitor values (flatter response)
 - Optimize capacitor values (based on simulation)



Teledyne LeCroy Signal Integrity Academy

19

Lesson EPSI-08-60 The most common sources of EMC Failures


Course EPSI: Essential Principles of Signal Integrity

With Eric Bogatin,
Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab
Dean, Teledyne LeCroy Signal Integrity Academy
Adjunct Professor, University of Colorado, Boulder, ECEE

- ■EPSI-08-60: recorded live, Dec 1, 2013
 - FCC certification tests and what is needed to pass
 - The most important type of antenna: electric dipole
 - Estimating the amount of common current needed to fail an FCC test
 - How ground bounce contributes to EMC failures



Teledyne LeCroy Signal Integrity Academy




Strategy for Passing Certification Tests

- Identify the test specs and passing requirements
- Understand the fundamental antenna principles
- Manage source of radiating currents
 - Ground bounce, from signals and PDN
 - PDN differential noise in the planes
 - Resonances: packages, boards, enclosures
 - Connectors to external cables
 - Mode converted common currents on twisted pair cables
- Patch what can't be prevented
 - SSCG
 - Ferrites
 - Common mode chokes (magnetics)
 - Enclosures



Teledyne LeCroy Signal Integrity Academy



Lesson EPSI-08-70 Reducing EMC problems with connectors

Course EPSI: Essential Principles of Signal Integrity


With Eric Bogatin,
Signal Integrity Evangelist, Teledyne LeCroy Front Range Signal Integrity Lab
Dean, Teledyne LeCroy Signal Integrity Academy
Adjunct Professor, University of Colorado, Boulder, ECEE

- ■EPSI-08-70: recorded live, Dec 1, 2013
 - How connectors contribute to FCC failures
 - How to engineer a good connector
 - How ferrites help to reduce radiated emissions
 - Summary of the 6 families of problems and the 9 essential principles



Teledyne LeCroy Signal Integrity Academy

Radiated Emission from Cables Really Comes from the Connectors





- Asymmetrical connector causes total inductance in return path
- Return current through total inductance causes voltage noise
- Voltage noise drives common currents in cable
- Cable radiates




Teledyne LeCroy Signal Integrity Academy

Common Currents and Connector Quality







The Nine Essential Principles of Signal Integrity

- All interconnects are transmission lines
- Signals are dynamic
- 3. Signals see an instantaneous impedance
- Current propagates as a signal-return path loop with a direction of propagation and a direction of circulation
- 5. Reflections occur whenever the instantaneous impedance changes
- 6. Inductance is fundamentally about how efficient a conductor is in generating rings of magnetic field lines
- 7. Current in a conductor redistributes at higher frequency driven by minimizing loop inductance
- 8. Dielectric materials absorb electrical field energy causing attenuation
- 9. Common currents in conductors radiate and often cause EMC failures



Teledyne LeCroy Signal Integrity Academy


2

The Ten Habits of Highly Successful Designers

- Design all interconnects as controlled impedance and terminate when necessary
- Minimize all branch lengths and stub lengths. Route with linear topology
- 3. Space out signals as far as possible, or at least 2 x the line width
- 4. Don't screw up the return path, or share return paths
- 5. Corollary to #4: Do not allow signals to cross gaps in return planes
- Corollary to #4: Use return vias adjacent to EVERY signal via
- Under 1 Gbps, use tightly coupled differential pairs, over 1 Gbps, consider loosely coupled diff pairs, with symmetrical lines
- 8. Use multiple power and ground planes on adjacent layers with thin dielectric between them, close to the surface
- 9. Use shortest, widest surface traces possible for decoupling capacitors, as close to via in pad as possible
- Use enough total capacitance for low frequency and enough capacitors for low inductance at high frequency. Use simulation to optimize capacitor values to minimize peak impedance at parallel resonances



Teledyne LeCroy Signal Integrity Academy



Rule #9: Never do a measurement or simulation without first anticipating what you expect to see.

- If you are wrong, there is a reason- either the set up is wrong or your intuition is wrong. Either way, by exploring the difference, you will learn something
- If you are right, you get a nice warm feeling that you understand what is going on.



Teledyne LeCroy Signal Integrity Academy



