Embedded Processor Synthesis

RISC

Reduced Instruction Set Computer - is a processor architecture that utilizes a small, highly-optimized set of instructions, rather than a more specialized set of instructions often fund in CISC.

A RISC-bused processor design approach means significantly fewer transistors are required than in a typical CISC.

Such reductions are desirable for light, portable, buttery-powered

A simpler design facilitates more efficient multi-core CPVs and higher cole counts at lower cost, providing improved energy efficiency

RISC WAYS CISC

The math characteristics of CISC microprocess ors are: @ Extensive instruction sets

@ Complex and efficient machine instructions of variable length and variable execution time

3 Micro-coding of the machine instructions

 Extensive addressing capabilities for memory operations 6 Relatively few registers:

In comparison, RISC processors are more or less the opposite @ Reduced Instruction set

@ Less complex, simple instructions of fixed length, typically 1 clock cycle per instruction.

3 simple control unit and no microcode.

@ few addressing schemes for memory operands with only two basic instructions, LOAD and Stoke.

6 Many registers which are organised that a register file.

RISC advantages (2014/15)

@ Simple hurdware

Because the instruction set of a RISC processor is simple, it uses up much less thip space; extra functions, such as memory management units or floating point arithmetic units, can also be placed on the same chip.

Smaller chips allow a semiconductor manufacturer to place than a DVFS state transition more parts on a single silium mager, which can lower the per-chip cost dramatically.

3 Short design cycle

Since Disc processors are simpler than equivalent cisc processors, they can be designed more quirkly, and can take adventage of other technological developments sooner than corresponding cisc designs, leading to greater leaps in performance between generations.

Low power unsumption.

Energy has become the primary performance characteristic in embedded designs, especially those wheel at mobile consumer markets. Here RISC processors have a clear advantages over CISC designs: simpler hardware, smaller control lagic age features that naturally lead to low energy consumption.

Mlticore

> Power = C * Vdd * F

Decrease frequency by 50% to have the same performance -> Power = C* Vdd * F/2

But now vold can be reduced by 50% because max fraging executing. is varyhly proportional to Vold.

→ Power = 2*C * Voll 1/4 * F/2 \$ less power, same frequency Reasons to use multi-cone processor

Ocan exploit different types of parallelism

@ Can exploit different (more energy efficient) communication mechanisms ③ Simplier cores → more speed

Q Simplier cores ightarrow equier to design and text → high yield 協方 → loner cost

> Why is CISC still comed? Backward Compatibility 專卷

ARM big.LITTLE architecture (2013/14)

ARM big-LITTLE is a heterogenerous computation architecture which completes slower, low-power processor cores with more powerful and power-hunging one, The original big LITTLE comprises the Cortex -A7 processor with its more powerful but architectnowly compute conquisible counterpart Cortex -ALS. The lettest Cortex praces ors. A53 and A57 cores, are also compatible with each other to allow their use in a big. LITTLE chip.

The main advantage is to create multi-core procusor that can adjust better to dynamic computing needs and use less power than clock scaling alone Big. LITTLE employs hateroyenous multi-prossing (InP), which enables the use of all physical cones at the same time. Thread with high privity by computational intensity can in this case be allocated to the 'big' cores while threads with less priority or less computational intensity, such as builtymend tasks, can be performed by the LITTLE! WES

[Big.LITTLE energy performance]

The processors look like one multicone CPU to the OS. User space software on a big UTILE Soc is identical to the software that hand run on a standard processor.

How does the workload get scheduled?

OARM has developed the Global Task Scheduling Software to handle custometric allocation of threeads.

BGTS is a kernel putch that gives the OS awareness of the big and LITTLE cores, and the ability to schedule individual threads of execution on the appropriate processor based on dynamic-nun-time behavior.

The software also keeps truck of local history for each thread that runs, and uses the history to anticipate the perfamonce needs of a thread the next time it vans.

@ The software reacts quickly to changes in load, and can hove work to the big or LITILE CPU cluster in less tome

RISC is a microprocessor that is designed to perfilm a smaller number computer instructions so that it can operate at a higher speed.

About 20% of instructions in a computer did 80% of

Characteristic.]

① Small Instruction set lusary a sequences of simple instr @ Fixed length instructions { May be fetched in a single operation

Pipelining

Pipelining is a design-technology technique where the computer's hundrage processes more than one instruction ut a time, and doesn't wait for one thathuckion to complete before studing the next.

Typical four stages: fetch decode, execute and unite

[RISC Disadvantage]

@ Code quality

The performance of a RISC processor depends greatly on the quality of the code that it is

RISC processors are hunder to program efficiently than their CISC equivalents. If the instruction scheduling in a pregram is par, the processor cun spend quite a long time stalling: wait for the result of one instruction before it can proceed with a subsequent

Instruction sockerhology rules can be complicated in RISC processors, here the performance of a RISC application depends critically on the quality of the code generated by

@ System Design

They require more instructions, and hence memory, than ciscs to implement applications.

RISC Processors require very fast memory systems to feed them instructions. RISC-based Systems topically contain large memory caches, usually on the chip itself.

|-bit (Serial) Processors Several advantages that might be useful in many-core context. - small physical size -less power, also overall energy for computation might be less Advantages: @Extreme simplicity B Very low power consumption @ Many-core 1-bit systems can be reconfigurable easily. # Single-bit serial adder for multi-bit addition ai >

Sum


si=ai^bi^Ci

Cin = ail bi luisci lbisc

1-bit multiplication Use n² clock cycles steps for MXQ Loar nreset =0 Oclear product P { nieset = 0 | Qi = 0 70 pi Ø for j=0 to n-1, 图 for i=0 to n-1: clack Carry register Product register #Bit-señal filter yon = -x (n) + x(n) x 3+ x(H) .2-1 2-3 branch add CIK

Carry logic |> [8]

PC incr PC abs bround PC rel branch logii... Rbranda //temp variable for addition operand if (Pcincr) # (Feset) Rbrunch = 1 PCout <= 0° ele Hcpcincr | Pcrelbranch) Rbranch = Branch Addr. Prout = Prout + Rbranch; else if (Pcabsbranch) Plant C= Branch Add V.





Bits PH [0], PH[0] are fed to the full Adder via a MUX or by extrating PH

E needs to be shifted into PH was the FA or the MUX

The ARM thumb instruction set is a subset of the most commonly used 32-bit ARM instructions.

Thumb instructions are each it bits long, and have a corresponding 32-bit ARIM instruction that has the same effect on the processor model,





[Windowed Register] Detailed

When a function is called, it allocates a new mindow for its specific use. The global registers are shared between the old and new mindow (meany that any modification of global data in the callee until be visible in the caller). The callee receives a new group of local registers, as well as a new set of output registers - these registers are not alrestible from the calling function.

Finally, the culler's output registers are rotated to be the input registers for the cull function. Any changes the callee should make to its input registers will be visible to the culler as changes in the culler's output group of registers.



In this way parameters can be paved firm one function to another without (usually) interaction with the stack. The caller's call a function,

The culled function will have access to the culler's evaport registers in its own input registers. Return values are the reverse of this process; the called function leaves the return value in a particular input register, which then reverts to being an output register for the culler as soon as the function returns.

Mested function calls will create a chain of linked register global registers, but will have its own group of eight local registers. But will have its own group of eight local registers own private use. The output registers from the first function will be the input registers for the second deeper imputs for the third, and so on

r obviously, this trend can't go on forever. Each register window involves 24 registers (8 input, 8 local, 8 output), a two thirds of which are shared with the calling function and two thirds of which need to be allocated by the processor. The processor will be a limited number of register available most modern processors provide enough for seven or eight windows.

#Typical applications of Noos

USB port, Ethernet, VART, Parallel Ilo port

SPI ports, Timers

