

# Low Power Design


Internal nodes are making power consuming trunsitions but output node is not showing the effect

The higher probability signals should be introduced at a liabor stage in the loya pipeline to reduce taggling Activity !

#Luw-Power Design Using Pipelining Approach

Preference = Gotal · Voo2 · fork

Popelining = [Chatal + (N-1)·Cray ]-VDD, New folk




五年 PS:把EN新新用或Mssys , 山南社区增长! Logic function F(input) has to be partitioned into N successive stage each having approximately equal delay.

A total of (N41) registerm carrays have to be introduced in addition to the organal input and

All registers are clocked at fax uthough it is possible to increase the elock speed to N.fuk and thus delay for each logic black can be incleased by a factor of N without sacrificity throughput (47 Men)

# Parallelism



Assume that the consecutive input data arrive at the sume rate as in the single-stage

The input duta are vonted to all registers in N processing blocks.

- Gasted clack signeds with clack period of NTCUK one used to load each register every Nak

· The individual clock signals are started by Tak, such that each one of the IV consecutive data is loaded into a different imput register.

· Each magister is those clocked at a lower frequency fully, the time allowed to compute the function for each imput data is increased by a factor of N The supply voltage can be reduced until the puth delay equals the new clock period

Prevaled = [1+ Crey ]. Gotal Voo, New Folk

Principal = Voorword [H Great ]

# Pipelining vs Parallelism

>Increase Area Dinateur area and lutenuy Increase of Stilian area will grow furter latency fin than the number of processor I copel to because of signal routing and N cycles the overhead circuity.

# Shore Circuit Power Dissipation Power dissipation due to non-ideal switching characteristic of cmos logic gurus # The input of a real life logic gate (e.g. an invertor) is actually diven by imput voltage waveforms that has fivile vise and

Both the Mmos and CMOS transitors may conduct simultaneously for a very shot comaint of time during switching, firming a direction current path between the supply and the grand.

5 May be reduced by making the output voltage transition longer and/or making the input voltage transtrian time smaller should be balanced carefully.



Supply willings current to change up the output capacitance

# Leakage Power Discipution

MMOS and PANOS thansistors generally have nonzero neverse leakage and subthreshold cuments

So even when the gute is idle, it still draws a very small amount of current - for a chip haday millions of transitors, this leakuge power discipation may contribute significantly.

Two much components: biggest came in deep

- Standby leakage control using transistor stock

[leakage Reduction]

Process level - Channel engineering

- Well engineering

- Multiple threshold design

- sleep transitor inserting

Pererse gate leakage current Two main components of Lackage Power

O Reverse gate leakage cumnt

Tunnelling of elections through gute oxide

A weak current that flows due to carrier diffusion between the Source and chain of a transitor in weak investion region (Vas is less than the threshold voltage but not exactly 2000).

If Vers is smaller than but very close to the threshold voltage then the subtheshold power dissipation may become comparable in magnitude to the switching power clisipation

Why Low Power Pesign?

airauits and reliability.

bish clock frequency.

complexity

3 Reliabilion

OIncreasing prominence of portable and mobile system

-Requirement of lux power distipation to maximise battery life

@ High-performance microprocessors and DSPs require very complex chips with

-Power diviportion and hence temperature increase likearly with frequency and

- Close constation exists between the peak power dissipation of digital

 $\Phi$  General-purpose micro processors and DSPs we not a good solution.

-Each instruction execution approally requires a number of clock

of magnitude higher than the hardwave approach,

cycles and thus, the power dispution is at lowe 1 or 2 orders

3 Subthreshold current Circuit level. Control voltages at attract device terminals

Timing Constraint: The data applied to the D-flipflop should be stuble for at least Tsetup and should stay stable for at least Thild. Setup time (Tsetup): is the minimum amount of time the duta should be studie before the application of the clock signal.

Hold time (Thad): is the minimum amount of time the data should be stable after the application of the clock signal.

[Setup Timing Constraint]

TCIK-mih > To + Tzc-max + Tsotop

[Holding Timing Constraint]

Fhold & To + Tic-min

#The role of interconnect

Buses are implemented as long metal lines on a silican wafer transmitting data using electromagnic waves finite speed linit) In addition to data transfer Metal lines (interconnect) we also used power distribution networks and for clock distribution network

Interconnect netroms the house became increasingly complicated with greater Integration

#The Impact of Interconnection in Modern Technologies O Umit Performance

Signal cannot travel across the entire die within a global dock cycle.

For example 6-10 tops clock cycles are needed to trunsfer data on a but at 50 nm technology

Unpredictulately in signal propagation time has serious consequences for parfirmance and convect functioning of synchronous digital circuits


@ Consume up to 50% of chip power Affect system reliability (e.g. crosstalk in eners)

## D= 0.4\* R\*C

# Phase - Locked Loop

PLL is typically used to generate the high frequency required by Soc. APLL takes an external low-frequency Velence crystal frequency signal and multiples its frequency by a rutional number 1v

The reference clock is typically generated off-chip from an account te crystal reference. The reference clock is compared to a divided version of the system clock (i.e. the divided clock) using a phase detector that compares the phase difference between the signals and produces an Up or Powa signal when the local clock be lags or leads the reference signal. It detects which of the two highests signals arrives earlier and produces an appropriate output signal.



Phase detector: Determine the relative phase and frequency difference between two succoming signals and output a signal that is proportional to this difference.

Change Phump: It converse the Up/Down pules into an Andag voltage that controll the VCO

Loop Filter: Low-pass filter that removes the high-frequency components from the VCo control rollinge and smoothers out its verponse, which results in a reduction of the jitter

#Clock skew Static point-to-point variation (of dock arrival time to Fts) O Designed Variations - mismatch in buffer lead sizes, interconnect lengths Bracess variations - process speed across die yielding different Less Tox 3 Temperature gradients & IR voltage drop in power supply # Gock litter is the variation in clock edge triming between dock cycle. Cayde to cycle variation, O Variation in PLL oscillation frequency (PLL is highly sensitive to introduce device) Other h Frequency Power supply various ins (Caused by instantoneous IR drops along the power gold) @ Visitation in capacitive load (The to compling between the check lines and adjacent signal uses) TCIK-min 7 To + Tic-max + Tsemp + 2. Jitter - Skew Thold STO+ Frank Tigmin -2-Jitter - Sken # Bound Bundled data Protocol (single real) # 4-phase dual rail printocol X Emp ty Vaild Dellay Insensitive Each change is acknowledged



then are ackn -> RED + accumulates tokens


( If left cycles goes fave und night cycle lugs,

Problems = 61% ches, husanls

data should be valid preadles REQ

# Boundedness Caused by one-sided dependency

576 is bounded (suffe) if no place or are can ever contain more than one token # Consistent



Boundedness + Consistent State Assignment >> Finite Bahan State Graph # State Coding Bu # Output Persiste nun Signal Insertism Output disables output (metastability or glitch)

Metastability is a condition where the voltage level of a signal is at an intermediate lovel cheither o or 1) and which may pessit for an indeterminate amount of time

MR = WXFCXFO 3FF , S=2F