

Y86-64 Sequential Processor Implementation

CSCE 312
Spring 2024

Thanks to Sungkeun Kim

Term project Overview


- Implement Y86 64-bit sequential processor (Y86-64-SEQ)
 - Bryant book 3rd edition - Chapter 4
 - The processor executes any assembly programs that YIS can execute
- Design tool: Logisim-Evolution
 - Version: v3.8.0

Details Regarding Project

- Extra credits(total 15, 5 in each) - only applicable to project
 - April 8 - Complete Fetch Stage
 - April 15 - Complete Decode & Execute Stage
 - April 22 - Complete Memory, Write-Back & PC Update Stage
- Probable Demo Date - April 30
 - Details will be announced later
- Check the demo & report guideline in Canvas

Let's Get Started

Workflow



Programmer Visible State - Overview

- Programmer can read and modify some part of the processor state.
- We will use it for testing purpose.
 - Compare YIS's the visible states with your design

RF: Program registers

%rax	%rsp	%r8	%r12
%rcx	%rbp	%r9	%r13
%rdx	%rsi	%r10	%r14
%rbx	%rdi	%r11	

CC:
Condition
codes



PC



Stat: Program status



DMEM: Memory




Figure 4.23 Hardware structure of SEQ, a sequential implementation. Some of the control signals, as well as the register and control word connections, are not shown.

Programmer Visible State – Program Counter

- Holds the address of the instruction currently being executed




Figure 4.23 Hardware structure of SEQ, a sequential implementation. Some of the control signals, as well as the register and control word connections, are not shown.

Programmer Visible State – Register File

- 15 program register
- 64-bit word
- %rsp is used as a stack pointer by push, pop, call, ret

Number	Register name	Number	Register name
0	%rax	8	%r8
1	%rcx	9	%r9
2	%rdx	A	%r10
3	%rbx	B	%r11
4	%rsp	C	%r12
5	%rbp	D	%r13
6	%rsi	E	%r14
7	%rdi	F	No register




Figure 4.23 Hardware structure of SEQ, a sequential implementation. Some of the control signals, as well as the register and control word connections, are not shown.

Programmer Visible State – Condition Codes

- Stores the effect of the most recent arithmetic or logical instructions
 - ADD, SUB, AND, XOR
- Zero Flag (ZF)
 - The most recent operation yielded zero.
- Sign Flag (SF)
 - The most recent operation yielded a negative value.
- Overflow Flag (OF)
 - Caused a two's-complement overflow
 - Either negative or positive




Figure 4.23 Hardware structure of SEQ, a sequential implementation. Some of the control signals, as well as the register and control word connections, are not shown.

Programmer Visible State – Memory

- Conceptually a large array of bytes
 - Holds both program (machine code) and data
- Instruction memory holds machine code
- Data memory holds program data




Figure 4.23 Hardware structure of SEQ, a sequential implementation. Some of the control signals, as well as the register and control word connections, are not shown.

Programmer Visible State – Program Status

- Indicates the overall state of program execution.

- HLT (b0001)

- Set if halt instruction encountered

- INS (b0010)

- Set if Invalid instruction encountered

- IADR (b0100)

- Set if Invalid Address encountered

- DADR (b1000)

- Set if Invalid Data memory address encountered
 - Both read/write signal are set

- Can Happen more than one error.

Value	Name	Meaning
1	AOK	Normal operation
2	HLT	halt instruction encountered
3	ADR	Invalid address encountered
4	INS	Invalid instruction encountered




Figure 4.23 Hardware structure of SEQ, a sequential implementation. Some of the control signals, as well as the register and control word connections, are not shown.

Instruction Set Architecture

Instruction Format

Operations		Branches			Moves				
addq	<div>60</div>	jmp	<div>70</div>	jne	<div>74</div>	rrmovq	<div>20</div>	cmovne	<div>24</div>
subq	<div>61</div>	jle	<div>71</div>	jge	<div>75</div>	cmovle	<div>21</div>	cmovge	<div>25</div>
andq	<div>62</div>	j1	<div>72</div>	jg	<div>76</div>	cmovl	<div>22</div>	cmovg	<div>26</div>
xorq	<div>63</div>	je	<div>73</div>			cmove	<div>23</div>		

- 13 Instructions in total
- Variable length
- First byte includes
 - Instruction code (icode)
 - Function code (ifun)
 - 38 different combination of icode and ifun

Byte	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq rA, rB	2	0	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
rrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jXX Dest	7	fn	Dest							
cmovXX rA, rB	2	fn	rA	rB						
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Organizing Processing into Stages

- Fetch
- Decode
- Execute
- Memory
- Write back
- PC Update

Computations on each stage

Stage	<code>rmmovq rA, D(rB)</code>	<code>mrmovq D(rB), rA</code>
Fetch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC} + 1]$ $\text{valC} \leftarrow M_8[\text{PC} + 2]$ $\text{valP} \leftarrow \text{PC} + 10$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC} + 1]$ $\text{valC} \leftarrow M_8[\text{PC} + 2]$ $\text{valP} \leftarrow \text{PC} + 10$
Decode	$\text{valA} \leftarrow R[\text{rA}]$ $\text{valB} \leftarrow R[\text{rB}]$	$\text{valB} \leftarrow R[\text{rB}]$
Execute	$\text{valE} \leftarrow \text{valB} + \text{valC}$	$\text{valE} \leftarrow \text{valB} + \text{valC}$
Memory	$M_8[\text{valE}] \leftarrow \text{valA}$	$\text{valM} \leftarrow M_8[\text{valE}]$
Write back		$R[\text{rA}] \leftarrow \text{valM}$
PC update	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valP}$




Figure 4.23 Hardware structure of SEQ, a sequential implementation. Some of the control signals, as well as the register and control word connections, are not shown.

Computations on each stage

- Recommend to review computations for all the instruction
 - Figure 4.18
 - Figure 4.19
 - Figure 4.20
 - Figure 4.21
 - Problem 4.17

Transformation of table

Stage	<code>rmmovq rA, D(rB)</code>	<code>mrmovq D(rB), rA</code>
Fetch	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC} + 1]$ $\text{valC} \leftarrow M_8[\text{PC} + 2]$ $\text{valP} \leftarrow \text{PC} + 10$	$\text{icode:ifun} \leftarrow M_1[\text{PC}]$ $\text{rA:rB} \leftarrow M_1[\text{PC} + 1]$ $\text{valC} \leftarrow M_8[\text{PC} + 2]$ $\text{valP} \leftarrow \text{PC} + 10$
Decode	$\text{valA} \leftarrow R[\text{rA}]$ $\text{valB} \leftarrow R[\text{rB}]$	$\text{valB} \leftarrow R[\text{rB}]$
Execute	$\text{valE} \leftarrow \text{valB} + \text{valC}$	$\text{valE} \leftarrow \text{valB} + \text{valC}$
Memory	$M_8[\text{valE}] \leftarrow \text{valA}$	$\text{valM} \leftarrow M_8[\text{valE}]$
Write back		$R[\text{rA}] \leftarrow \text{valM}$
PC update	$\text{PC} \leftarrow \text{valP}$	$\text{PC} \leftarrow \text{valP}$



Instructions	FETCH	Instructions	Dec	Instructions	PC
<code>rmmovq rA, rB</code>		<code>rmmovq rA, rB</code>		<code>rmmovq rA, rB</code>	
<code>irmovq V, rB</code>		<code>irmovq V, rB</code>		<code>irmovq V, rB</code>	
<code>rmmovq rA, D(rB)</code>		<code>rmmovq rA, D(rB)</code>		<code>rmmovq rA, D(rB)</code>	
<code>mrmovq D(rB), rA</code>		<code>mrmovq D(rB), rA</code>		<code>mrmovq D(rB), rA</code>	
<code>OPq rA, rB</code>		<code>OPq rA, rB</code>		<code>OPq rA, rB</code>	
<code>jXX Dest</code>		<code>jXX Dest</code>		<code>jXX Dest</code>	
<code>cmovXX rA, rB</code>		<code>cmovXX rA, rB</code>		<code>cmovXX rA, rB</code>	
<code>call Dest</code>		<code>call Dest</code>		<code>call Dest</code>	
<code>ret</code>		<code>ret</code>		<code>ret</code>	
<code>pushq rA</code>		<code>pushq rA</code>		<code>pushq rA</code>	
<code>pop rA</code>		<code>pop rA</code>		<code>pop rA</code>	

Fetch Stage

Byte	0	1	2	3	4	5	6	7	8	9
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					

Instructions	
rrmovq rA, rB	
irmovq V, rB	
rmmovq rA, D(rB)	$\text{icode:ifun} \leftarrow M1[PC]$ $\text{rA:rB} \leftarrow M1[PC+1]$ $\text{valC} \leftarrow M8[PC + 2]$ $\text{valP} \leftarrow PC + 10$
mrmovq D(rB), rA	$\text{icode:ifun} \leftarrow M1[PC]$ $\text{rA:rB} \leftarrow M1[PC+1]$ $\text{valC} \leftarrow M8[PC + 2]$ $\text{valP} \leftarrow PC + 10$
OPq rA, rB	
jXX Dest	
cmovXX rA, rB	
call Dest	
ret	
pushq rA	
pop rA	

Fetch




Figure 4.23 Hardware structure of SEQ, a sequential implementation. Some of the control signals, as well as the register and control word connections, are not shown.

Decode Stage

Byte	0	1	2	3	4	5	6	7	8	9
<code>rrmovq rA, D(rB)</code>	4	0	rA	rB	D					
<code>rrmovq D(rB), rA</code>	5	0	rA	rB	D					

Instructions	Decode
<code>rrmovq rA, rB</code>	
<code>irmovq V, rB</code>	
<code>rrmovq rA, D(rB)</code>	$valA \leftarrow R[rA]$ $valB \leftarrow R[rB]$
<code>rrmovq D(rB), rA</code>	$valB \leftarrow R[rB]$
<code>OPq rA, rB</code>	
<code>jXX Dest</code>	
<code>cmovXX rA, rB</code>	
<code>call Dest</code>	
<code>ret</code>	
<code>pushq rA</code>	
<code>pop rA</code>	




Figure 4.23 Hardware structure of SEQ, a sequential implementation. Some of the control signals, as well as the register and control word connections, are not shown.



Execute Stage

Byte	0	1	2	3	4	5	6	7	8	9
rmmovq rA, D(rB)	4	0	rA	rB						D
mrmovq D(rB), rA	5	0	rA	rB						D

Instructions	Execute
rmmovq rA, rB	
irmovq V, rB	
rmmovq rA, D(rB)	$valE \leftarrow valB + valC$
mrmovq D(rB), rA	$valE \leftarrow valB + valC$
OPq rA, rB	
jXX Dest	
cmovXX rA, rB	
call Dest	
ret	
pushq rA	
pop rA	




Figure 4.23 Hardware structure of SEQ, a sequential implementation. Some of the control signals, as well as the register and control word connections, are not shown.

Memory Stage

Byte	0	1	2	3	4	5	6	7	8	9
<code>rmmovq rA, D(rB)</code>	4	0	rA	rB	D					
<code>mrmovq D(rB), rA</code>	5	0	rA	rB	D					

Instructions

`rmmovq rA, rB`

`irmovq V, rB`

`rmmovq rA, D(rB)`

$M_8[valE] \leftarrow valA$

`mrmovq D(rB), rA`

$valM \leftarrow M_8[valE]$

`OPq rA, rB`

`jXX Dest`

`cmovXX rA, rB`

`call Dest`

`ret`

`pushq rA`

`pop rA`

Memory




Figure 4.23 Hardware structure of SEQ, a sequential implementation. Some of the control signals, as well as the register and control word connections, are not shown.

Write back Stage

Byte	0	1	2	3	4	5	6	7	8	9
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					

Instructions

Write back

rmmovq rA, rB

irmovq V, rB

rmmovq rA, D(rB)

mrmovq D(rB), rA

$R[rA] \leftarrow valM$

OPq rA, rB

jXX Dest

cmovXX rA, rB

call Dest

ret

pushq rA

pop rA




Figure 4.23 Hardware structure of SEQ, a sequential implementation. Some of the control signals, as well as the register and control word connections, are not shown.

PC update Stage

Byte	0	1	2	3	4	5	6	7	8	9
<code>rmmovq rA, D(rB)</code>	4	0	rA	rB	D					
<code>mrmovq D(rB), rA</code>	5	0	rA	rB	D					

Instructions	PC update
<code>rrmovq rA, rB</code>	
<code>irmovq V, rB</code>	
<code>rmmovq rA, D(rB)</code>	$PC \leftarrow valP$
<code>mrmovq D(rB), rA</code>	$PC \leftarrow valP$
<code>OPq rA, rB</code>	
<code>jXX Dest</code>	
<code>cmovXX rA, rB</code>	
<code>call Dest</code>	
<code>ret</code>	
<code>pushq rA</code>	
<code>pop rA</code>	




Figure 4.23 Hardware structure of SEQ, a sequential implementation. Some of the control signals, as well as the register and control word connections, are not shown.

Logisim Memory File Generation

What is logisim memory file?


- The text file that contains memory data
- It follows format logisim understands

```
v3.0 hex words addressed
000: 30 f4 00 02 00 00 00 00 00 00
00a: 80 38 00 00 00 00 00 00 00 00
013: 00
018: 0d 00 0d 00 0d 00 00 00 00
020: c0 00 c0 00 c0 00 00 00 00
028: 00 0b 00 0b 00 0b 00 00 00
030: 00 a0 00 a0 00 a0 00 00 00
038: 30 f7 18 00 00 00 00 00 00 00
042: 30 f6 04 00 00 00 00 00 00 00
04c: 80 56 00 00 00 00 00 00 00 00
055: 90
056: 30 f8 08 00 00 00 00 00 00 00
060: 30 f9 01 00 00 00 00 00 00 00
06a: 63 00
06c: 62 66
06e: 70 87 00 00 00 00 00 00 00 00
077: 50 a7 00 00 00 00 00 00 00 00
081: 60 a0
083: 60 87
085: 61 96
087: 74 77 00 00 00 00 00 00 00 00
090: 90
```

Why do we need logisim file?

- We need test program loaded in memory.
 - We do not have Y86-64 assembler to generate executable.
 - We do not have operating system that loads the executable.
- We do have Y86-64 assembler (YAS) that generates .yo object file
 - YIS can simulate .yo and outputs the updated programmer visible state.
- We convert .yo file to logisim memory file so that your Y86-64 processor start execution of the program
- yo2mem script will be given

Workflow



Example: asum.yo to asum.mem

asum.yo

```
0x000:                                     | # Execution begins at address 0
0x000: 30f400020000000000000000         | .pos 0
0x00a: 803800000000000000000000         | irmovq stack, %rsp      # Set up stack pointer
0x013: 00                                | call main               # Execute main program
                                     | halt                   # Terminate program

                                     | # Array of 4 elements
0x018:                                     | .align 8
0x018: 0d000d000d000000                 | array: .quad 0x000d000d000d
0x020: c000c000c0000000                 | .quad 0x00c000c000c0
0x028: 000b000b000b0000                 | .quad 0x0b000b000b00
0x030: 00a000a000a00000                 | .quad 0xa000a000a000

0x038: 30f718000000000000000000         | main: irmovq array,%rdi
0x042: 30f604000000000000000000         |      irmovq $4,%rsi
0x04c: 805600000000000000000000         |      call sum           # sum(array, 4)
0x055: 90                                |      ret

                                     | # long sum(long *start, long count)
                                     | # start in %rdi, count in %rsi
0x056: 30f808000000000000000000         | sum: irmovq $8,%r8      # Constant 8
0x060: 30f901000000000000000000         |      irmovq $1,%r9      # Constant 1
0x06a: 6300                                |      xorq %rax,%rax      # sum = 0
0x06c: 6266                                |      andq %rsi,%rsi      # Set CC
0x06e: 708700000000000000000000         |      jmp test           # Goto test
0x077: 50a700000000000000000000         | loop: mrmovq (%rdi),%r10 # Get *start
0x081: 60a0                                |      addq %r10,%rax      # Add to sum
0x083: 6087                                |      addq %r8,%rdi       # start++
0x085: 6196                                |      subq %r9,%rsi       # count--. Set CC
0x087: 747700000000000000000000         |      test: jne loop      # Stop when 0
0x090: 90                                |      ret                 # Return

                                     | # Stack starts here and grows to lower addresses
0x200:                                     | .pos 0x200
0x200:                                     | stack:
```

yo2mem

```
v3.0 hex words addressed
000: 30 f4 00 02 00 00 00 00 00 00
00a: 80 38 00 00 00 00 00 00 00 00
013: 00
018: 0d 00 0d 00 0d 00 00 00
020: c0 00 c0 00 c0 00 00 00
028: 00 0b 00 0b 00 0b 00 00
030: 00 a0 00 a0 00 a0 00 00
038: 30 f7 18 00 00 00 00 00 00 00
042: 30 f6 04 00 00 00 00 00 00 00
04c: 80 56 00 00 00 00 00 00 00 00
055: 90
056: 30 f8 08 00 00 00 00 00 00 00
060: 30 f9 01 00 00 00 00 00 00 00
06a: 63 00
06c: 62 66
06e: 70 87 00 00 00 00 00 00 00 00
077: 50 a7 00 00 00 00 00 00 00 00
081: 60 a0
083: 60 87
085: 61 96
087: 74 77 00 00 00 00 00 00 00 00
090: 90
```

Timing of Each Stage

Keep the timing in your mind!

- Input to a certain module is not always available.
 - Ex) How many cycles to make input data to Write back?
- We need timings of inputs to each stage.
- Timing diagram depends on your design.
- Try to draw entire timing diagram in early stage.
 - Otherwise, you will have to revisit previous stages.




Figure 4.23 Hardware structure of SEQ, a sequential implementation. Some of the control signals, as well as the register and control word connections, are not shown.

Example

- Let's assume that, [COMPLICATED SO DO NOT FOLLOW THIS]
 - Every stage can finish its computation in a single cycle





Figure 4.23 Hardware structure of SEQ, a sequential implementation. Some of the control signals, as well as the register and control word connections, are not shown.

Make your own timing diagram

- Useful website for drawing timing diagram
 - <https://wavedrom.com>

Fetch!!


Fetch Unit

- Fetch an instruction (10 bytes) from memory using PC register.
- Produce meaningful data/control signal from the instruction for later stages.
 - icode, ifun, rA, rB, valC
- Calculate a candidate of the next PC value (valP).
 - PC value is decided in PC Update stage.

Fetch Unit - details

Figure 4.27

SEQ fetch stage. Six bytes are read from the instruction memory using the PC as the starting address. From these bytes, we generate the different instruction fields. The PC increment block computes signal valP.




- NeedValC (i) : one bit flag to indicate the current instruction includes valC.
- NeedRegids (r): one bit flag to indicate the current instruction includes regids.
- $valP = PC + 1 + r + 8xi$

Byte	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rmmovq rA, rB	2	0	rA	rB						
irmovq V, rB	3	0	F	rB			V			
rmmovq rA, D(rB)	4	0	rA	rB			D			
mrmovq D(rB), rA	5	0	rA	rB			D			
Opq rA, rB	6	fn	rA	rB						
jXX Dest	7	fn					Dest			
cmovXX rA, rB	2	fn	rA	rB						
call Dest	8	0					Dest			
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Fetch Unit - details

Figure 4.27

SEQ fetch stage. Six bytes are read from the instruction memory using the PC as the starting address. From these bytes, we generate the different instruction fields. The PC increment block computes signal valP.




Byte	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
rrmovq rA, rB	2	0	rA	rB						
irmovq V, rB	3	0	F	rB					V	
rmmovq rA, D(rB)	4	0	rA	rB					D	
mrmovq D(rB), rA	5	0	rA	rB					D	
OPq rA, rB	6	fn	rA	rB						
jXX Dest	7	fn							Dest	
cmovXX rA, rB	2	fn	rA	rB						
call Dest	8	0							Dest	
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

Possible implementation approach


- Read 10 bytes from memory respective to PC address
 - You can consider using Counter to keep track of cycle number
- Get icode and ifun from byte 0
- Based on icode, generate NeedValC, NeedRegids, InstrValid
- Generate rA, rB, valC
- If any of rA or rB is not present, return 0xf
- Compute next PC candidate value

Figure 4.27

SEQ fetch stage. Six bytes are read from the instruction memory using the PC as the starting address. From these bytes, we generate the different instruction fields. The PC increment block computes signal valP.



Instruction Memory




- Address Bit: 12 bits
- Data bit width: 8bit
 - Byte addressing
- 4 KB in total size
- It returns one byte per cycles
 - 10 cycles for one instruction

Decode and Write-Back!!

Decode and Write-Back


Number	Register name	Number	Register name
0	%rax	8	%r8
1	%rcx	9	%r9
2	%rdx	A	%r10
3	%rbx	B	%r11
4	%rsp	C	%r12
5	%rbp	D	%r13
6	%rsi	E	%r14
7	%rdi	F	No register

- Decode: reads data from register file.
- Write-Back: writes data to register file.
 - Starts after memory stage.
- Two ports for reads.
 - Input : srcA and srcB
 - Output: valA and valB
- Two ports for writes.
 - From ALU : dstE and valE
 - From Memory: dstM and valM
- Register ids are selected by icode.
 - If the fetched instruction doesn't have to read/write registers, select 0xF.



Stage	<code>rmmovq rA, D(rB)</code>	<code>mrmovq D(rB), rA</code>
Fetch	<code>icode:ifun ← M₁[PC]</code> <code>rA:rB ← M₁[PC + 1]</code> <code>valC ← M₈[PC + 2]</code> <code>valP ← PC + 10</code>	<code>icode:ifun ← M₁[PC]</code> <code>rA:rB ← M₁[PC + 1]</code> <code>valC ← M₈[PC + 2]</code> <code>valP ← PC + 10</code>
Decode	<code>valA ← R[rA]</code> <code>valB ← R[rB]</code>	<code>valB ← R[rB]</code>
Execute	<code>valE ← valB + valC</code>	<code>valE ← valB + valC</code>
Memory	<code>M₈[valE] ← valA</code>	<code>valM ← M₈[valE]</code>
Write back		<code>R[rA] ← valM</code>
PC update	<code>PC ← valP</code>	<code>PC ← valP</code>

Circuits to generate src/dst registers.



Instructions	Decode	Write back
rrmovq rA, rB		
irmovq V, rB		
rmmovq rA, D(rB)	valA \square R[rA] valB \square R[rB]	N/A
mrmmovq D(rB), rA	valB \square R[rB]	R[rA] \square valM
OPq rA, rB		
jXX Dest		
cmovXX rA, rB		
call Dest		
ret		
pushq rA		
pop rA		

Instructions	srcA rA/RRSP/RNONE	srcB rB/RRSP/RNONE	dstE rB/RRSP/RNONE	dstM rA/RNONE
halt				
nop				
rrmovq rA, rB				
irmovq V, rB				
rmmovq rA, D(rB)	rA	rB	0xF	0xF
mrmmovq D(rB), rA	0xF	rB	0xF	rA
OPq rA, rB				
jXX Dest				
cmovXX rA, rB				
call Dest				
ret				
pushq rA				
popq rA				


Execute!!

Units in Execution Stage

- ALU: Performs the operations (ADD, SUB, AND, XOR)
- Inputs:
 - ALU_fun: OP (0,1,2,3) □ ALU_fun(icode, ifun)
 - ALU_A: op1 □ (valC, **valA**, +8, -8, Z)
 - ALU_B: op2 □ (valB, 0, Z)
- Outputs: valE and ZF/SF/OF
 - valE: op2 OP op1
 - ZF/SF/OF

Operations	Branches	Moves
addq 6 0	jmp 7 0 jne 7 4	rrmovq 2 0 cmovne 2 4
subq 6 1	jle 7 1 jge 7 5	cmovle 2 1 cmovge 2 5
andq 6 2	j1 7 2 jg 7 6	cmovl 2 2 cmovg 2 6
xorq 6 3	je 7 3	cmove 2 3

Figure 4.3 Function codes for Y86-64 instruction set. The code specifies a particular integer operation, branch condition, or data transfer condition. These instructions are shown as OPq, jXX, and cmovXX in Figure 4.2.



ZF/SF/OF


- For $t = a + b$
- Zero Flag (ZF)
 - The most recent operation yielded zero.
 - $(t == 0)$
- Sign Flag (SF)
 - The most recent operation yielded a negative value.
 - $(t < 0)$
- Overflow Flag (OF)
 - The most recent operation caused a two's-complement overflow.
 - Either negative or positive
 - $(a < 0 == b < 0) \ \&\& \ (t < 0 != a < 0)$

CC module


- CC: stores the last Condition Code (ZF/SF/OF)
 - ▢ Controlled by Set CC
- SetCC
 - ▢ If the current icode is 6, outputs 1 to update C
- Cond: outputs 1 bit signal
 - ▢ Used by jXX in NewPC, cmovXX in WriteBack

Operations	Branches	Moves
addq 6 0	jmp 7 0 jne 7 4	rrmovq 2 0 cmovne 2 4
subq 6 1	jle 7 1 jge 7 5	cmovle 2 1 cmovge 2 5
andq 6 2	j1 7 2 jg 7 6	cmovl 2 2 cmovg 2 6
xorq 6 3	je 7 3	cmove 2 3

Figure 4.3 Function codes for Y86-64 instruction set. The code specifies a particular integer operation, branch condition, or data transfer condition. These instructions are shown as OPq, jXX, and cmovXX in Figure 4.2.



Cond module



Operations	Branches	Moves
addq 6 0	jmp 7 0 jne 7 4	rmmovq 2 0 cmovne 2 4
subq 6 1	jle 7 1 jge 7 5	cmovle 2 1 cmovge 2 5
andq 6 2	j1 7 2 jg 7 6	cmovl 2 2 cmovg 2 6
xorq 6 3	je 7 3	cmove 2 3

Figure 4.3 Function codes for Y86-64 instruction set. The code specifies a particular integer operation, branch condition, or data transfer condition. These instructions are shown as OPq, jXX, and cmovXX in Figure 4.2.

Instruction	Synonym	Jump condition	Description
jmp <i>Label</i>		1	Direct jump
jmp <i>*Operand</i>		1	Indirect jump
jje <i>Label</i>	jz	ZF	Equal / zero
jne <i>Label</i>	jnz	~ZF	Not equal / not zero
js <i>Label</i>		SF	Negative
jns <i>Label</i>		~SF	Nonnegative
jg <i>Label</i>	jnl	~(SF ^ OF) & ~ZF	Greater (signed >)
jge <i>Label</i>	jnl	~(SF ^ OF)	Greater or equal (signed >=)
jl <i>Label</i>	jnge	SF ^ OF	Less (signed <)
jle <i>Label</i>	jng	(SF ^ OF) ZF	Less or equal (signed <=)
ja <i>Label</i>	jnb	~CF & ~ZF	Above (unsigned >)
jae <i>Label</i>	jnb	~CF	Above or equal (unsigned >=)
jb <i>Label</i>	jnae	CF	Below (unsigned <)
jbe <i>Label</i>	jna	CF ZF	Below or equal (unsigned <=)

Figure 3.15 The jump instructions. These instructions jump to a labeled destination when the jump condition holds. Some instructions have “synonyms,” alternate names for the same machine instruction.

Instruction		Synonym	Move condition	Description
<code>cmove</code>	S, R	<code>cmovz</code>	ZF	Equal / zero
<code>cmovne</code>	S, R	<code>cmovnz</code>	\sim ZF	Not equal / not zero
<code>cmovs</code>	S, R		SF	Negative
<code>cmovns</code>	S, R		\sim SF	Nonnegative
<code>cmovg</code>	S, R	<code>cmovnle</code>	$\sim(SF \wedge OF) \ \& \ \sim ZF$	Greater (signed >)
<code>cmovge</code>	S, R	<code>cmovnl</code>	$\sim(SF \wedge OF)$	Greater or equal (signed >=)
<code>cmovl</code>	S, R	<code>cmovnge</code>	$SF \wedge OF$	Less (signed <)
<code>cmovle</code>	S, R	<code>cmovng</code>	$(SF \wedge OF) \mid ZF$	Less or equal (signed <=)
<code>cmova</code>	S, R	<code>cmovnbe</code>	$\sim CF \ \& \ \sim ZF$	Above (unsigned >)
<code>cmovae</code>	S, R	<code>cmovnb</code>	$\sim CF$	Above or equal (Unsigned >=)
<code>cmovb</code>	S, R	<code>cmovnae</code>	CF	Below (unsigned <)
<code>cmovbe</code>	S, R	<code>cmovna</code>	CF \mid ZF	Below or equal (unsigned <=)

Figure 3.18 The conditional move instructions. These instructions copy the source value S to its destination R when the move condition holds. Some instructions have “synonyms,” alternate names for the same machine instruction.



ALU A and ALU B

Operations	Branches	Moves
addq 6 0	jmp 7 0 jne 7 4	rrmovq 2 0 cmovne 2 4
subq 6 1	jle 7 1 jge 7 5	cmovle 2 1 cmovge 2 5
andq 6 2	j1 7 2 jg 7 6	cmovl 2 2 cmovg 2 6
xorq 6 3	je 7 3	cmove 2 3


Figure 4.3 Function codes for Y86-64 instruction set. The code specifies a particular integer operation, branch condition, or data transfer condition. These instructions are shown as OPq, jXX, and cmovXX in Figure 4.2.

Instructions	Execute
rrmovq rA, rB	
irmovq V, rB	
rmmovq rA, D(rB)	valE □ valB + valC
mrmmovq D(rB), rA	valE □ valB + valC
OPq rA, rB	valE □ valB OP valA
jXX Dest	Cnd □ Cond (CC, ifun)
cmovXX rA, rB	
call Dest	
ret	
pushq rA	
pop rA	

Instructions	ALU_A valA/valC/-8/8/X	ALU_B valB/0/X(don't care)	alufun 0,1,2,3	set_cc 1/0	Cnd (0/1/x)
halt					
nop					
rrmovq rA, rB					
irmovq V, rB					
rmmovq rA, D(rB)	valC	valB	0	0	x
mrmmovq D(rB), rA	valC	valB	0	0	x
OPq rA, rB	valA	valB	ifun	1	x
jXX Dest	x	x	0	0	Cond(CC, ifun)
cmovXX rA, rB					
call Dest					
ret					
pushq rA					
popq rA					

Possible implementation approach


- Based on icode, figure out ALU A and ALU B values
- If icode=6(OPq), choose operations to do based on ifunc, otherwise default operation is addition
- Execute the operation and output will be valE
- If icode=6(OPq), set the CC and update the cond module




Memory!!

Units in Memory Stage

- Data Memory: Read/Write data to/from RAM
 - ▢ Inputs: addr, data, read, write
 - ▢ Outputs: valM
 - ▢ Refer to Bryant Book 4.3 (Figure 4.30)
- Mem read/write
 - ▢ Generate read/write control signal
- Mem addr/data
 - ▢ Selects correct address and data line



Data Memory



- Same with Instruction Memory
 - Address Bit: 12 bits
 - Data bit width: 8bit
 - Byte addressing
 - 4 KB in total size
- It returns one byte per cycles
 - 8 cycles for quad word (8 bytes)
- You can use the same logisim memory file for both instruction and data memory.



Mem read/write/addr/data


Instructions	Memory
rrmovq rA, rB	
irmovq V, rB	
rmmovq rA, D(rB)	$M_8[valE] \square valA$
mrmmovq D(rB), rA	$valM \square M_8[valE]$
OPq rA, rB	
jXX Dest	
cmovXX rA, rB	
call Dest	
ret	
pushq rA	
pop rA	

Instructions	Mem. read 1: read	Mem. Write 1: write	Mem. Addr valE/valA	Mem. Data valA/valP
halt				
nop				
rrmovq rA, rB				
irmovq V, rB				
rmmovq rA, D(rB)	0	1	valE	valA
mrmmovq D(rB), rA	1	0	valE	X
OPq rA, rB				
jXX Dest				
cmovXX rA, rB				
call Dest				
ret				
pushq rA				
popq rA				



Possible implementation approach


- Based on icode, decide whether read or write
- Based on icode, figure out memAddr, memData
- If read, fetch 8 bytes from memory and store in registers and output valM
 - Take 8 cycles for read, may consider using counter
 - Take care of timing for memory stage
- If write, store 8 bytes of memData in memory
 - Take 8 cycles for write, may consider using counter
 - Take care of timing for memory stage
- Update the statistics



PC Update!!

PC update stage

- Selects next PC among valC, valM, and valP
 - Based on Cnd signal
- Write back starts at the same timing with PC update



PC Selection table

Instructions	PC update
rrmovq rA, rB	
irmovq V, rB	
rmmovq rA, D(rB)	PC \leftarrow valP
mrmovq D(rB), rA	PC \leftarrow valP
OPq rA, rB	
jXX Dest	PC \leftarrow Cnd ? valC : valP
cmovXX rA, rB	
call Dest	
ret	PC \leftarrow valM
pushq rA	
pop rA	

Instructions	PC (valC, valM, valP)
halt	
nop	
rrmovq rA, rB	
irmovq V, rB	
rmmovq rA, D(rB)	valP
mrmovq D(rB), rA	valP
OPq rA, rB	
jXX Dest	valC/valP
cmovXX rA, rB	
call Dest	
ret	valM
pushq rA	
popq rA	



We are Done!!

Thank You!