## Practice Problem 4.13 (solution page 521)

Fill in the right-hand column of the following table to describe the processing of the irmovq instruction on line 4 of the object code in Figure 4.17:

Stage	Generic irmovq V, rB	Specific irmovq \$128, %rsp
Fetch	icode:ifun $\leftarrow$ M <sub>1</sub> [PC] rA:rB $\leftarrow$ M <sub>1</sub> [PC+1] valC $\leftarrow$ M <sub>8</sub> [PC+2] valP $\leftarrow$ PC+10	
Decode		
Execute	$valE \leftarrow 0 + valC$	
Stage	Generic irmovq V, rB	Specific irmovq \$128, %rsp
Memory		
Write back	$R[rB] \ \leftarrow \ valE$	
PC update	PC ← valP	

How does this instruction execution modify the registers and the PC?

Figure 4.17 Sample Y86-64 instruction sequence. We will trace the processing of these instructions through the different stages.

## Practice Problem 4.14 (solution page 522)

Fill in the right-hand column of the following table to describe the processing of the popq instruction on line 7 of the object code in Figure 4.17.

Stage	Generic popq rA	Specific popq %rax
Fetch	$\begin{array}{lll} icode \colon ifun \; \leftarrow \; M_1[PC] \\ rA \colon rB \; \leftarrow \; M_1[PC+1] \end{array}$	
	$valP \; \leftarrow \; PC + 2$	
Stage	Generic popq rA	Specific popq %rax
Decode	valA ← R[%rsp] valB ← R[%rsp]	
Execute	$valE \; \leftarrow \; valB + 8$	
Memory	$valM \; \leftarrow \; M_8[valA]$	
Write back	R[%rsp] ← valE R[rA] ← valM	
PC update	PC ← valP	

What effect does this instruction execution have on the registers and the PC?

# Practice Problem 4.43 (solution page 530)

Suppose we use a branch prediction strategy that achieves a success rate of 65%, such as backward taken, forward not taken (BTFNT), as described in Section 4.5.4. What would be the impact on CPI, assuming all of the other frequencies are not affected?

### Practice Problem 6.12 (solution page 699)

The problems that follow will help reinforce your understanding of how caches work. Assume the following:

- The memory is byte addressable.
- Memory accesses are to 1-byte words (not to 4-byte words).
- Addresses are 13 bits wide.
- The cache is two-way set associative (E = 2), with a 4-byte block size (B = 4) and eight sets (S = 8).


The contents of the cache are as follows, with all numbers given in hexadecimal notation.

2-way set associative cache

Set index Ta		Line 0				Line 1						
	Tag	Valid	Byte 0	Byte 1	Byte 2	Byte 3	Tag	Valid	Byte 0	Byte 1	Byte 2	Byte 3
0	09	1	86	30	3F	10	00	0	8	==	E-6	
1	45	1	60	4F	E0	23	38	1	00	BC	0B	37
2	EB	0	_	2_3	-		0B	0	-	-	24	-
3	06	0		-	( <del></del> )	· -	32	1	12	08	7B	AD
4	C7	1	06	78	07	C5	05	1	40	67	C2	3B
5	71	1	OB	DE	18	<b>4B</b>	6E	0	_	_	_	_
6	91	1	A0	B7	26	2D	F0	0	_	_	_	_
7	46	0	· -	-	-	_	DE	1	12	C0	88	37

The following figure shows the format of an address (1 bit per box). Indicate (by labeling the diagram) the fields that would be used to determine the following:

- CO. The cache block offset
- CI. The cache set index
- CT. The cache tag



#### Practice Problem 6.17 (solution page 701)

Transposing the rows and columns of a matrix is an important problem in signal processing and scientific computing applications. It is also interesting from a locality point of view because its reference pattern is both row-wise and column-wise. For example, consider the following transpose routine:

```
typedef int array[2][2];
2
3
    void transpose1(array dst, array src)
5
         int i, j;
6
         for (i = 0; i < 2; i++) {
             for (j = 0; j < 2; j++) {
8
                 dst[j][i] = src[i][j];
Q
10
11
        }
    }
```

Assume this code runs on a machine with the following properties:

- sizeof(int) = 4.
- The src array starts at address 0 and the dst array starts at address 16 (decimal).
- There is a single L1 data cache that is direct-mapped, write-through, and writeallocate, with a block size of 8 bytes.
- The cache has a total size of 16 data bytes and the cache is initially empty.
- Accesses to the src and dst arrays are the only sources of read and write misses, respectively.
- A. For each row and col, indicate whether the access to src[row] [col] and dst[row] [col] is a hit (h) or a miss (m). For example, reading src[0] [0] is a miss and writing dst[0] [0] is also a miss.

dst array			src array			
	Col. 0	Col. 1		Col. 0	Col. 1	
Row 0	m		Row0	m		
Row 1			Row 1			

B. Repeat the problem for a cache with 32 data bytes.

### Practice Problem 6.18 (solution page 702)

The heart of the recent hit game SimAquarium is a tight loop that calculates the average position of 512 algae. You are evaluating its cache performance on a machine with a 2,048-byte direct-mapped data cache with 32-byte blocks (B = 32). You are given the following definitions:

```
struct algae_position {
int x;
int y;
};

struct algae_position grid[32][32];
int total_x = 0, total_y = 0;
int i, j;
```

You should also assume the following:

- sizeof(int) = 4.
- grid begins at memory address 0.
- The cache is initially empty.
- The only memory accesses are to the entries of the array grid. Variables i, j, total\_x, and total\_y are stored in registers.

Determine the cache performance for the following code:

```
for (i = 31; i >= 0; i--) {
    for (j = 31; j >= 0; j--) {
        total_x += grid[i][j].x;
}

for (i = 31; i >= 0; i--) {
    for (j = 31; j >= 0; j--) {
        total_y += grid[i][j].y;
}
```

- A. What is the total number of reads?
- B. What is the total number of reads that miss in the cache?
- C. What is the miss rate?