2022 Digital IC Design Homework 2

2022 Digital IC Design Homework 2						
NAME	柳譯筑					
Student ID	NE6101034					
Functional Simulation Result						
G: 1					D /E 1	
Stage 1	Pass/Fail	Stage 2	Pass/Fail	Stage 3	Pass/Fail	
Stage 1						
Simulation Start (your simulation result)						
		# Setting2: PASS				
# Setting3: PASS						
		# Setting4: PASS				
		<pre># Setting5: PASS # # Setting6: PASS</pre>				
		* Setting7: PASS				
		* Setting8: PASS				
		# # Setting9: PASS				
		# # Setting10: PAS	S			
•						
Stage 2						
	#stage2 simulation			(your simulation result)		
# # #		Setting11: PAS	6	() our ourusellour resourch		
	#	Setting12: PAS	6			
	#	Setting13: PAS	5			
	#	Setting14: PAS	6			
	##	Setting15: PAS	6			
	##	Setting16: PAS	6			
	##	Setting17: PAS	6			
	##	Setting18: PAS	6			
	###	Setting19: PAS	5			
	##	Setting20: PAS	5			
Stage 2						
Stage 3						

```
--stage3 simulation--
(your simulation result)

Setting21: PASS

Setting22: PASS

Setting23: PASS

Setting24: PASS

Setting25: PASS

Setting26: PASS

Setting27: PASS

Setting27: PASS

Setting29: PASS

Setting29: PASS

Setting29: PASS
```

Description of your design

```
module TLS(clk, reset, Set, Stop, Jump, Gin, Yin, Rin, Gout, Yout, Rout);
input clk;
12345678901123456789012345678901234567890
                                     reset:
Set:
           input
           input
                          Stop:
Jump:
[3:0] Gin:
[3:0] Yin:
[3:0] Rip:
                                     Stop:
          input
          input
           input
           input
          input
                           [3:0] Gnum, Ynum, Rnum, Cnt;
[3:0] NextCnt;
          reg
          output
                                     Gout:
                          Yout;
Rout;
Gout, Yout, Rout;
[1:0] State, NextState;
           output
          output
          reg
          parameter Idle=2'b00, Green=2'b01,
Yellow=2'b10, Red=2'b11;
          // state register
          always @(posedge clk or posedge reset)
          begin
if(reset)begin
State <= Idle;
Cnt <= 4'd0;
             else begin
  State <= NextState;
  Cnt <= NextCnt;</pre>
             end
          always @(posedge Set)
          begin
                 Gnum <= Gin;
Rnum <= Rin;
Ynum <= Yin;
44
45
```

我把整個專案分為三個部份,分別是 state register, next state logic 跟 output logic。

首先,先從 state register 開始,每次 clk 有一個 posedge 或是 reset 的時候 state register 負責更新下一個 state 為 NextState,還有更新 Cnt 為 NextCnt。我多加一個 Idle State,如果 reset == 1 就會進入 Idle state。

另外一個 always block 負責 Set 的控制,首先我多加了 Gnum, Rnum, Ynum 三個暫存器放 Gin, Rin, Yin 的值。如果在正緣時 Set =1,就更新紅綠燈的秒數。

```
always @(posedge Set)
40
              begin
41
42
43
44
45
                       Gnum <= Gin;
Rnum <= Rin;
Ynum <= Yin;
             // Next state logic
always @(*)begin
if(Set)begin
NextState <= Green;
NextCnt <= 4'd0;</pre>
46
47
48
49
50
50
51
52
53
54
                   else if (Jump)begin
                       NextState <= Red;
NextCnt <= 4'd0;
55
55
57
58
59
61
                        end
              else if (Stop) begin
NextState <= State;
NextCnt <= Cnt;
              else begin
case(State)
Green:begin
                                              (Cnt == Gnum-4'd1) <mark>begin</mark>
NextState <= Yellow;
NextCnt <= 4'd0;
                                          end else begin
NextState <= Green:
NextCnt <= Cnt+4'd1:
                                     end
                      Yellow; begin

if (Cnt == Ynum-4'd1) begin

NextState <= Red;

NextCnt <= 4'd0;

end else begin

NextState <= Yellow;

NextCnt <= Cnt+4'd1;
                                          end
                       Red:begin
                                           (Cnt == Rnum-4'd1) begin
NextState <= Green;
NextCnt <= 4'd0;
                                     end else begin
NextState <= Red;
NextCnt <= Cnt+4'd1;
                                     end
                                 end
                       default:
                            begin
                                NextState <= Idle;
NextCnt <= Cnt;
                            end
                        endcase
                        end
```

接著是 Next State Logic,這個 always block 負責處理下一個 state 在哪個情況下要接哪個 State 跟 Cnt。

有三個影響的控制訊號分別是 Set, Jump, Stop。

當 Set 時下個狀態會進入綠色,下個 Cnt = 0,當 Jump 下個狀態會進入紅色,下個 Cnt = 0,當 Stop 時會維持現在的 State 跟 Cnt。

當沒有這些訊號則是做 State 的邏輯判斷,在綠燈時當 Cnt 是 Gnum-1 時下個狀態就是黃燈並且計數器會歸零,否則下一個狀態仍然是綠燈且計數器要

+1,黃燈跟紅燈也是同樣的判斷邏輯。

另外我加 default 狀態則是下個狀態為 Idle,下個 Cnt 維持原本的值。

```
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
                     // output logic
always @(State)begin
case(State)
                                Green:begin
Gout = 1'b1;
Rout = 1'b0;
Yout = 1'b0;
                                                   end
                                 Yellow:begin
                                                  Gout = 1'b0;
Rout = 1'b0;
Yout = 1'b1;
                                             end
                                Red:begin

Gout = 1'b0;

Rout = 1'b1;

Yout = 1'b0;
                                            end
                                Idle:begin
Gout = 1'b0;
Rout = 1'b0;
Yout = 1'b0;
117
118
119
120
121
122
123
124
                                 default:
                                 begin

Gout = 1'b0;

Rout = 1'b0;

Yout = 1'b0;
125
126
127
128
129
130
131
                                       end
                                 endcase
                     end
```

最後是 output logic,控制當 state 分別為綠燈、黃燈、紅燈的時候,Gout, Rout, Yout 分別是 0/1 的 output。

以上是我用 Moore machine 跟 Flip flop 控制紅綠燈的方式,感謝助教批閱。