

2022 Digital IC Design Homework 2

NAME	柳譯筑				
Student ID	NE6101034				
Functional Simulation Result					
Stage 1	Pass/Fail	Stage 2	Pass/Fail	Stage 3	Pass/Fail
Stage 1					
<div><div><pre># ----- # -- Simulation Start -- # ----- # --stage1 simulation-- # # Setting1: PASS # Setting2: PASS # Setting3: PASS # Setting4: PASS # Setting5: PASS # Setting6: PASS # Setting7: PASS # Setting8: PASS # Setting9: PASS # Setting10: PASS #</pre></div><div>(your simulation result)</div></div>					
Stage 2					
<div><div><pre># --stage2 simulation-- # # Setting11: PASS # Setting12: PASS # Setting13: PASS # Setting14: PASS # Setting15: PASS # Setting16: PASS # Setting17: PASS # Setting18: PASS # Setting19: PASS # Setting20: PASS #</pre></div><div>(your simulation result)</div></div>					
Stage 3					

```

# --stage3 simulation--
#
# Setting21: PASS
#
# Setting22: PASS
#
# Setting23: PASS
#
# Setting24: PASS
#
# Setting25: PASS
#
# Setting26: PASS
#
# Setting27: PASS
#
# Setting28: PASS
#
# Setting29: PASS
#
# Setting30: PASS
#

```

(your simulation result)

Description of your design

```

1  module TLS(clk, reset, Set, Stop, Jump, Gin, Yin, Rin, Gout, Yout, Rout);
2      input      clk;
3      input      reset;
4      input      Set;
5      input      Stop;
6      input      Jump;
7      input      [3:0] Gin;
8      input      [3:0] Yin;
9      input      [3:0] Rin;
10
11     reg         [3:0] Gnum, Ynum, Rnum, Cnt;
12     reg         [3:0] NextCnt;
13
14     output      Gout;
15     output      Yout;
16     output      Rout;
17     reg         Gout, Yout, Rout;
18     reg         [1:0] State, NextState;
19
20     parameter Idle=2'b00, Green=2'b01,
21               Yellow=2'b10, Red=2'b11;
22
23     // state register
24
25     always @(posedge clk or posedge reset)
26     begin
27         if(reset)begin
28             State <= Idle;
29             Cnt <= 4'd0;
30         end
31
32         else begin
33             State <= NextState;
34             Cnt <= NextCnt;
35         end
36     end
37
38
39     always @(posedge Set)
40     begin
41         Gnum <= Gin;
42         Rnum <= Rin;
43         Ynum <= Yin;
44     end
45

```

我把整個專案分為三個部份，分別是 state register, next state logic 跟 output logic。

首先，先從 state register 開始，每次 clk 有一個 posedge 或是 reset 的時候 state register 負責更新下一個 state 為 NextState，還有更新 Cnt 為 NextCnt。我多加一個 Idle State，如果 reset == 1 就會進入 Idle state。

另外一個 always block 負責 Set 的控制，首先我多加了 Gnum, Rnum, Ynum 三個暫存器放 Gin, Rin, Yin 的值。如果在正緣時 Set =1，就更新紅綠燈的秒數。

```
39 always @(posedge Set)
40 begin
41     Gnum <= Gin;
42     Rnum <= Rin;
43     Ynum <= Yin;
44 end
45
46 // Next state logic
47 always @(*)begin
48     if (Set)begin
49         NextState <= Green;
50         NextCnt <= 4'd0;
51     end
52     else if (Jump)begin
53         NextState <= Red;
54         NextCnt <= 4'd0;
55     end
56     else if (Stop) begin
57         NextState <= State;
58         NextCnt <= Cnt;
59     end
60 end
61
62 else begin
63     case (State)
64         Green:begin
65             if (Cnt == Gnum-4'd1) begin
66                 NextState <= Yellow;
67                 NextCnt <= 4'd0;
68             end else begin
69                 NextState <= Green;
70                 NextCnt <= Cnt+4'd1;
71             end
72         end
73         Yellow:begin
74             if (Cnt == Ynum-4'd1) begin
75                 NextState <= Red;
76                 NextCnt <= 4'd0;
77             end else begin
78                 NextState <= Yellow;
79                 NextCnt <= Cnt+4'd1;
80             end
81         end
82         Red:begin
83             if (Cnt == Rnum-4'd1) begin
84                 NextState <= Green;
85                 NextCnt <= 4'd0;
86             end else begin
87                 NextState <= Red;
88                 NextCnt <= Cnt+4'd1;
89             end
90         end
91         default:
92             begin
93                 NextState <= Idle;
94                 NextCnt <= Cnt;
95             end
96     endcase
97 end
98 end
```

接著是 Next State Logic，這個 always block 負責處理下一個 state 在哪個情況下要接哪個 State 跟 Cnt。

有三個影響的控制訊號分別是 Set, Jump, Stop。

當 Set 時下個狀態會進入綠色，下個 Cnt = 0，當 Jump 下個狀態會進入紅色，下個 Cnt = 0，當 Stop 時會維持現在的 State 跟 Cnt。

當沒有這些訊號則是做 State 的邏輯判斷，在綠燈時當 Cnt 是 Gnum-1 時下個狀態就是黃燈並且計數器會歸零，否則下一個狀態仍然是綠燈且計數器要

+1，黃燈跟紅燈也是同樣的判斷邏輯。

另外我加 default 狀態則是下個狀態為 Idle，下個 Cnt 維持原本的值。

```
99
100 // output logic
101 always @(State)begin
102     case(State)
103         Green:begin
104             Gout = 1'b1;
105             Rout = 1'b0;
106             Yout = 1'b0;
107         end
108         Yellow:begin
109             Gout = 1'b0;
110             Rout = 1'b0;
111             Yout = 1'b1;
112         end
113         Red:begin
114             Gout = 1'b0;
115             Rout = 1'b1;
116             Yout = 1'b0;
117         end
118         Idle:begin
119             Gout = 1'b0;
120             Rout = 1'b0;
121             Yout = 1'b0;
122         end
123         default:
124             begin
125                 Gout = 1'b0;
126                 Rout = 1'b0;
127                 Yout = 1'b0;
128             end
129         endcase
130     end
131
```

最後是 output logic，控制當 state 分別為綠燈、黃燈、紅燈的時候，Gout, Rout, Yout 分別是 0/1 的 output。

以上是我用 Moore machine 跟 Flip flop 控制紅綠燈的方式，感謝助教批閱。