

HDLBits Contents

1. Getting Started

1.1 Verilog Language Basics

1. Simple wire
2. Four wires
3. Inverter
4. AND gate
5. NOR gate
6. XNOR gate
7. Declaring wires
8. 7458 chip

1.2 Vectors

9. Vectors
10. Vectors in more detail
11. Vector part select
12. Bitwise operators
13. Four-input gates
14. Vector concatenation operator
15. Vector reversal
16. Replication operator
17. More replication

1.3 Modules: Hierarchy

18. Modules
19. Connecting ports by position
20. Connecting ports by name
21. Three modules
22. Modules and vectors
23. Adder 1
24. Adder 2
25. Carry-select adder
26. Adder-subtractor

1.4 Procedures

27. Always blocks (combinational)
28. Always blocks (clocked)
29. If statement
30. If statement latches

- 31. Case statement
- 32. Priority encoder
- 33. Priority encoder with casez
- 34. Avoiding latches

2. Verilog Language

2.1 More Verilog Features

- 35. Conditional ternary operator
- 36. Reduction operators
- 37. Even wider gates
- 38. Vector reversal 2
- 39. 255-bit population count
- 40. Generate 100-bit binary adder
- 41. Generate BCD adder

3. Circuits

3.1 Combinational Logic

- 42. Wire
- 43. GND
- 44. NOR
- 45. Logic gates
- 46. 7420 chip
- 47. Truth tables
- 48. Two-bit equality
- 49. Simple circuit A
- 50. Simple circuit B
- 51. Combine circuits
- 52. Thermostat
- 53. 3-bit population count
- 54. Gates and vectors
- 55. Longer vectors

3.2 Multiplexers

- 56. 2-to-1 multiplexer
- 57. Bus multiplexer
- 58. 9-to-1 multiplexer
- 59. 256-to-1 multiplexer
- 60. 256-to-1 4-bit multiplexer

3.3 Arithmetic Circuits

- 61. Half adder
- 62. Full adder
- 63. 3-bit binary adder
- 64. Adder
- 65. Signed overflow
- 66. 100-bit adder
- 67. BCD adder

3.4 Karnaugh Map

- 68. 3-variable
- 69. 4-variable
- 70. Minimum SOP/POS
- 71. K-map
- 72. K-map using multiplexer

4. Sequential Logic

4.1 Flip-Flops and Latches

- 73. D flip-flop
- 74. DFF with reset
- 75. DFF async reset
- 76. DFF byte enable
- 77. D latch
- 78. Mux and DFF
- 79. Edge detect
- 80. Dual-edge triggered FF

4.2 Counters

- 81. 4-bit counter
- 82. Decade counter
- 83. Slow decade counter
- 84. Counter 1-12
- 85. Counter 1000
- 86. 4-digit decimal counter
- 87. 12-hour clock

4.3 Shift Registers

- 88. 4-bit shift register
- 89. Rotator
- 90. Arithmetic shift
- 91. 5-bit LFSR
- 92. 32-bit LFSR

93. 3-input LUT

4.4 Cellular Automata

94. Rule 90

95. Rule 110

96. Game of Life 16x16

5. Finite State Machines

5.1 FSM Problems

97. Simple FSM 1

98. Simple FSM 2

99. Moore FSM

100. Mealy FSM

101. Lemmings

102. One-hot FSM

103. PS2 packet parser

104. Serial receiver

105. Sequence recognition

6. Building Larger Circuits

6.1 Larger Designs

106. Counter period 1000

107. Shift register + counter

108. Sequence recognizer

109. Complete timer

7. Verification

7.1 Reading Simulations

110. Mux bug

111. NAND bug

112. Add/Sub bug

113. Case bug

114. Build circuit from waveform

7.2 Writing Testbenches

115. Clock

116. Testbench1

117. AND gate TB

- 118. Testbench2
- 119. T flip-flop TB