

CASTED: Core-Adaptive Software Transient Error Detection for Tightly-Coupled Cores

Konstantina Mitropoulou, Vasileios Porpodas, Marcelo Cintra

University of Edinburgh

IPDPS 2013

Outline

- Transient Errors
- Software-based Error Detection
- Challenges/Existing approaches
- CASTED
- Performance & Fault Coverage Evaluation
- Conclusions



Transient Errors

As hardware errors become more frequent


Main sources of hardware errors:

- small transistor technologies
- voltage scaling

Transient errors are:

- temporal phenomena
- the most frequent type of errors
- easy to handle at run-time









Dual-modular error detection:

replicates the computation







- replicates the computation
- compares the two outputs



- replicates the computation
- compares the two outputs
- if the outputs are identical, then the execution continues normally



- replicates the computation
- compares the two outputs
- if the outputs are identical, then the execution continues normally
- in case of an error, the execution rolls back to the last checkpoint





Challenge:

decrease performance overhead without sacrificing system's reliability

Solutions/Existing approaches:

- optimize the code:
 - minimize checking points
 - reduce replicated code
- use more resources:
 - · execute original and redundant code on separate cores








original code

(a) Code without Error Detection (NOED)




(b)



- original code replicated code checks
- -> program exit
- (a) Code without Error Detection (NOED)
- (b) Single-Core Error Detection (SCED)






- original codereplicated codechecks
- -> program exit
- (a) Code without Error Detection (NOED)
- (b) Single-Core Error Detection (SCED)
- (c) Dual-Core Error Detection (DCED)



Limitations of Existing Techniques



Performance degradation factors:

- communication latency
- sub-optimal placement of the code
- lack of adaptivity




CASTED solves this problem by introducing adaptation.

CASTED schedules the instructions taking into consideration:

- available resources
- communication latency





latency, resources


original code replicated code checks

- → program exit

(a) Dual-Core Error Detection (DCED)


slide 12 of 41 www.inf.ed.ac.uk








latency, resources



- (a) Dual-Core Error Detection (DCED) (b) Single-Core Error Detection (SCED)

slide 13 of 41 www.inf.ed.ac.uk






latency, resources

- original code replicated code checks
- → program exit
- (a) Dual-Core Error Detection (DCED)
- (b) Single-Core Error Detection (SCED)
- (c) CASTED





CASTED Algorithm

- Emit error detection code:
 - replicate all necessary instructions
 - isolate original code from redundant code using register renaming
 - insert checks
- Adaptation heuristic:
 - is a greedy heuristic that maps the code to the current architecture configuration. It schedules the instructions considering the available resources, the communication latency and the data-flow.










- (a) Original Data Flow
- (b) Original Code without Eror Detection (NOED)






(c)

- original instruction replicated instruction check instruction N.R. non-replicated instruction
- (a) Original Data Flow
- (b) Original Code without Eror Detection (NOED)
- (c) Data Flow with Error Detection Code






- original instruction replicated instruction check instruction N.R. non-replicated instruction
- (a) Original Data Flow
- (b) Original Code without Eror Detection (NOED)
- (c) Data Flow with Error Detection Code




Larger DFG, more ILP & longer critical path.



- original instruction replicated instruction check instruction N.R. non-replicated instruction
- (a) Original Data Flow
- (b) Original Code without Eror Detection (NOED)
- (c) Data Flow with Error Detection Code






- original instruction replicated instruction check instruction
- N.R. non-replicated instruction
- (a) Original Data Flow
- (b) Original Code without Eror Detection (NOED)
- (c) Data Flow with Error Detection Code
- (d) Single-Core Error Detection (SCED)



Dual-core outperforms the resource constrained single-core.




original instruction replicated instruction check instruction

N.R. non-replicated instruction


- (a) Original Data Flow
- (b) Original Code without Eror Detection (NOED)
- (c) Data Flow with Error Detection Code
- (d) Single-Core Error Detection (SCED)
- (e) Dual-Core Error Detection (DCED)





- original instruction
 replicated instruction
 check instruction
- N.R. non-replicated instruction
- (a) Original Data Flow
- (b) Original Code without Eror Detection (NOED)
- (c) Data Flow with Error Detection Code
- (d) Single-Core Error Detection (SCED)
- (e) Dual-Core Error Detection (DCED)
- (f) CASTED






- original instruction
 replicated instruction
- check instruction
- N.R. non-replicated instruction

- (a) Original Data Flow
- (b) Original Code without Eror Detection (NOED)
- (c) Data Flow with Error Detection Code
- (d) Single-Core Error Detection (SCED)
- (e) Dual-Core Error Detection (DCED)
- (f) CASTED






- original instruction
 replicated instruction
 check instruction
- N.R. non-replicated instruction

- (a) Original Data Flow
- (b) Original Code without Eror Detection (NOED)
- (c) Data Flow with Error Detection Code
- (d) Single-Core Error Detection (SCED)
- (e) Dual-Core Error Detection (DCED)
- (f) CASTED

slide 24 of 41 www.inf.ed.ac.uk






- original instruction replicated instruction
- check instruction
- N.R. non-replicated instruction

- (a) Original Data Flow
- (b) Original Code without Eror Detection (NOED)
- (c) Data Flow with Error Detection Code
- (d) Single-Core Error Detection (SCED)
- (e) Dual-Core Error Detection (DCED)
- (f) CASTED






- original instruction replicated instruction
- check instruction
- N.R. non-replicated instruction

- (a) Original Data Flow
- (b) Original Code without Eror Detection (NOED)
- (c) Data Flow with Error Detection Code
- (d) Single-Core Error Detection (SCED)
- (e) Dual-Core Error Detection (DCED)
- (f) CASTED



CASTED hides the communication penalty.





- original instruction
 - replicated instruction
- check instruction
- N.R. non-replicated instruction

- (a) Original Data Flow
- (b) Original Code without Eror Detection (NOED)
- (c) Data Flow with Error Detection Code
- (d) Single-Core Error Detection (SCED)
- (e) Dual-Core Error Detection (DCED)
- (f) CASTED



Single-core technique benefits from the extra resources.






- (a) Original Data Flow
- (b) Original Code without Eror Detection (NOED)
- (c) Data Flow with Error Detection Code
- (d) Single-Core Error Detection (SCED)




Dual-core technique benefits less from the extra resources.



- original instruction replicated instruction check instruction N.R. non-replicated instruction
- (a) Original Data Flow
- (b) Original Code without Eror Detection (NOED)
- (c) Data Flow with Error Detection Code (d) Single-Core Error Detection (SCED)
- (e) Dual-Core Error Detection (DCED)




CASTED perfecty adapts to the architecture configurations.



- original instruction
 replicated instruction
 check instruction
 replicated instruction
- (a) Original Data Flow
- (b) Original Code without Eror Detection (NOED)
- (c) Data Flow with Error Detection Code
- (d) Single-Core Error Detection (SCED)
- (e) Dual-Core Error Detection (DCED)
- (f) CASTED




Dual-core technique suffers from the communication latency.



- original instruction
 replicated instruction
 check instruction
 N.R. non-replicated instruction
- (a) Original Data Flow
- (b) Original Code without Eror Detection (NOED)
- (c) Data Flow with Error Detection Code
- (d) Single-Core Error Detection (SCED)
- (e) Dual-Core Error Detection (DCED)



CASTED perfecty adapts to the architecture configurations.



- original instruction
 replicated instruction
 check instruction
 N.R. non-replicated instruction
- (a) Original Data Flow
- (b) Original Code without Eror Detection (NOED)

(e)


- (c) Data Flow with Error Detection Code
- (d) Single-Core Error Detection (SCED)
- (e) Dual-Core Error Detection (DCED)
- (f) CASTED



Experimental Set-up


- Compiler
 - error detection code and adaptation passes added in the back-end of GCC-4.5.0
 - the last stage of CSE and DCE are turned-off
- Architecture
 - 2 IA64-based clusters whose issue-width takes values in the range of 1 to 4 and the communication latency varies from 1 to 4 cycles
 - SKI simulator
- Benchmarks
 - MediabenchII Video Benchmark suite
 - SPEC CINT2000
- Compare
 - NOED: No Error Detection (original code)
 - SCED: Single Core Error Detection
 - DCED: Dual Core Error Detection
 - CASTED: proposed technique








SCED improves as the resources increase.






DCED suffers communication latency and benefits less from the increase of issue-width.





CASTED performs closely to the best technique for every configuration.




Fault Coverage Evaluation (1)

- Single-Event Upset (SEU) fault model
- Monte Carlo simulations:
 - 1 count dynamic instructions
 - 2 randomly pick one instruction
 - 3 randomly flip one bit of the instruction's output
 - 4 execute the program
 - 5 repeat steps 2-4 for 300 times for each implementation of each benchmark
- Errors taxonomy:
 - benign errors: result in correct output
 - detected errors: are the errors that a technique detects
 - exceptions: are the errors that raise exceptions
 - data corrupt errors: change program's output
 - *time-out errors*: result in infinite execution of the program.



Fault Coverage Evaluation (2)



slide 39 of 41 www.inf.ed.ac.uk



Conclusions

- The overhead of the state-of-the-art techniques varies with the architecture configurations. More resources do not guarantee better performance.
- CASTED has a fixed overhead by optimally distributing the error detection overhead to the available resources.
- Performance tracks the best policy and sometimes outperforms it.
- No degradation in fault coverage.



CASTED: Core-Adaptive Software Transient Error Detection for Tightly-Coupled Cores

Konstantina Mitropoulou, Vasileios Porpodas, Marcelo Cintra

University of Edinburgh

IPDPS 2013