```
module DECODE
 2
3
           input [15:0] instr,
           input FETCH,
           input EXEC1,
           input EXEC2,
           input COND_result,
           output R0_count,
           output RO_en,
10
           output R1_en,
11
           output R2_en,
12
           output R3_en,
13
           output R4_en,
14
           output R5_en,
15
           output R6_en,
16
           output R7_en,
17
           output [2:0] s1,
18
           output [2:0] s2,
19
           output [2:0] s3,
20
           output s4,
21
           output RAMd_wren,
22
           output RAMd_en,
23
           output RAMi_en,
24
           output ALU_en,
25
           output E2,
26
           output stack_en,
27
           output stack_rst,
28
           output stack_rw,
29
           output s5,
30
           output s6,
31
           output ADD1_en
32
33
       );
34
           wire msb = instr[15];
                                                           //MSB of the instruction word
35
           wire ls = instr[14];
                                                           //LDA or STA bit
36
           wire [2:0] Rls = instr[13:11];
                                                           //Register in the LDA/STA operation
37
           wire [10:0] addr = instr[10:0];
                                                           //Memory address in the LDA/STA operation
38
          wire [5:0] op = instr[14:9];
                                                            //Opcode in regular instructions
39
           wire [2:0] Rd = instr[8:6];
                                                            //Destination register in command
40
          wire [2:0] Rs1 = instr[5:3];
                                                            //Source register 1 in command
41
           wire [2:0] Rs2 = instr[2:0];
                                                           //Source register 2 in command
42
43
           //Different opcodes (refer to documentation):
44
           wire LDA = msb \& \sim 1s;
45
           wire STA = msb \& 1s;
          wire JMP = \simmsb & \simop[5] & \simop[4] & \simop[3] & \simop[2] & \simop[1] & \simop[0]; wire JMA = \simmsb & \simop[5] & \simop[4] & \simop[3] & \simop[2] & \simop[1] & \simop[0];
46
47
48
          wire JCX = \sim msb \& ((\sim op[5] \& \sim op[4] \& \sim op[3] \& op[2]) | (\sim op[5] \& \sim op[4] \& op[3] \& \sim op[2]));
          wire MUL = \simmsb & \simop[5] & op[4] & op[3] & op[2] & \simop[1] & \simop[0]; wire MLA = \simmsb & \simop[5] & op[4] & op[3] & op[2] & \simop[1] & op[0]; wire MLS = \simmsb & \simop[5] & op[4] & op[3] & op[2] & op[1] & \simop[0];
49
50
51
52
          wire PSH = \simmsb & op[5] & \simop[4] & op[3] & \simop[2] & \simop[1] & \simop[0];
          wire POP = ~msb & op[5] & ~op[4] & op[3] & ~op[2] & ~op[1] & op[0]; wire LDR = ~msb & op[5] & ~op[4] & op[3] & ~op[2] & op[1] & ~op[0]; wire STR = ~msb & op[5] & ~op[4] & op[3] & ~op[2] & op[1] & op[0];
53
54
55
56
           wire CLL = \simmsb & op[5] & \simop[4] & \simop[3] & op[2] & op[1] & \simop[0];
```

Page 1 of 2 Revision: CPUProject

```
wire RTN = \simmsb & op[5] & \simop[4] & \simop[3] & op[2] & op[1] & op[0];
        wire NOP = \simmsb & op[5] & op[4] & op[3] & op[2] & op[1] & \simop[0];
58
59
        wire STP = \simmsb & op[5] & op[4] & op[3] & op[2] & op[1] & op[0];
60
        assign RO_count = (FETCH & ~STP) | (EXEC1 & ~(JMP | JMA | (JCX & COND_result) | STP | LDR | LDA | MUL | MLA | MLS | POP | RTN |
61
     CLL)) | (EXEC2 & (LDR | LDA | MUL | MLA | MLS | POP));
        assign RO_en = (EXEC1 & (\sim(STA | NOP | STP | LDA | PSH | LDR | CLL | RTN) & \simRd[^2] & \simRd[^0] | JMP | (JCX & COND_result)
62
        JMA)) | (EXEC2 \& LDA \& \neg R]s[2] \& \neg R]s[1] \& \neg R]s[0]) | (EXEC2 \& (MUL | MLA | MLS | POP | STR | LDR) \& \neg Rd[2] \& \neg Rd[1] & \neg Rd[0]) |
      (EXEC2 & RTN) | (EXEC1 & CLL):
63
        assign R1_en = (EXEC1 & ~(JMP | JMA | JCX | STA | LDA | MUL | MLA | MLS | NOP | STP | POP | PSH | LDR | CLL | RTN) & ~Rd[2] & ~
     Rd[1] & Rd[0]) | (EXEC2 & LDA & \sim Rls[2] & \sim Rls[1] & Rls[0]) | (EXEC2 & (MUL | MLA | MLS | POP | LDR) & \sim Rd[2] & \sim Rd[1] & Rd[0]);
64
        assign R2_en = (EXEC1 \& \sim(JMP \mid JMA \mid
                                                JCX | STA | LDA | MUL | MLA | MLS | NOP | STP | POP | PSH | LDR | CLL | RTN) & ~Rd[2] &
     Rd[1] & \sim Rd[0]) | (EXEC2 & LDA & \sim Rls[2] & Rls[1] & \sim Rls[0]) | (EXEC2 & (MUL | MLA | MLS | POP | LDR) & \sim Rd[2] & Rd[1] & \sim Rd[0]);
65
                                                JCX | STA | LDA | MUL | MLA | MLS | NOP | STP | POP | PSH | LDR | CLL | RTN) & ~Rd[2] &
        assign R3_en = (EXEC1 \& \sim(JMP \mid JMA \mid
     Rd[1] & Rd[0]) | (EXEC2 & LDA & \sim Rls[2] & Rls[1] & Rls[0]) | (EXEC2 & (MUL | MLA | MLS | POP | LDR) & \sim Rd[2] & Rd[1] & Rd[0]);
                                                                   MUL | MLA | MLS | NOP | STP | POP | PSH | LDR | CLL | RTN) & Rd[2] & ~
        assign R4_en = (EXEC1 & \sim(JMP | JMA |
                                                JCX | STA | LDA |
     Rd[1] & \sim Rd[0]) | (EXEC2 & LDA & Rls[2] & \sim Rls[1] & \sim Rls[0]) | (EXEC2 & (MUL | MLA | MLS | POP | LDR) & Rd[2] & \sim Rd[1] & \sim Rd[0]);
67
        assign R5_en = (EXEC1 \& \sim (JMP | JMA))
                                                JCX | STA | LDA | MUL | MLA | MLS | NOP | STP | POP | PSH | LDR | CLL | RTN) & Rd[2] & ~
     Rd[1] & Rd[0]) | (EXEC2 & LDA & Rls[2] & Rls[1] & Rls[0]) | (EXEC2 & (MUL | MLA | MLS | POP | LDR) & Rd[2] & Rd[1] & Rd[0]);
68
                                                JCX | STA | LDA |
                                                                   MUL | MLA | MLS | NOP | STP | POP | PSH | LDR | CLL | RTN) & Rd[2] &
        assign R6_en = (EXEC1 \& \sim (JMP | JMA))
     Rd[1] & \sim Rd[0]) | (EXEC2 & LDA & Rls[2] & Rls[1] & \sim Rls[0]) | (EXEC2 & (MUL | MLA | MLS | POP | LDR) & Rd[2] & Rd[1] & \sim Rd[0]);
69
        assign R7_en = (EXEC1 \& \sim(JMP \mid JMA \mid
                                                JCX | STA | LDA | MUL | MLA | MLS | NOP | STP | POP | PSH | LDR | CLL | RTN) & Rd[2] &
     Rd[1] & Rd[0]) | (EXEC2 & LDA & Rls[2] & Rls[1] & Rls[0]) | (EXEC2 & (MUL | MLA | MLS | POP | LDR) & Rd[2] & Rd[1] & Rd[0]);
70
        assign s1[2] = (\sim(JMP)
                                  JMA
                                        STA
                                              LDA
                                                     NOP
                                                           STP
                                                                  POP
                                                                        CLL
                                                                              RTN) & Rs1[2])
                                                                                                (STA & Rls[2]);
71
        assign s1[1] = (\sim(JMP)
                                                                                                 (STA \& R]s[1]);
                                  JMA
                                        STA
                                              LDA
                                                     NOP
                                                                  POP
                                                                              RTN) & Rs1[1])
                                                           STP
                                                                        CLL
72
        assign s1[0] = (\sim(JMP)
                                  JMA
                                        STA
                                              LDA
                                                     NOP
                                                           STP
                                                                  POP
                                                                        CLL
                                                                              RTN) & Rs1[0]) | (STA & R]s[0]);
73
        assign s2[2] = (\sim(JMP)
                                                                                                 RTN) & Rs2[2]);
                                  JMA
                                        STA
                                              LDA
                                                     NOP
                                                           STP
                                                                  POP
                                                                        PSH
                                                                              LDR
                                                                                  STR
                                                                                           CLL |
74
        assign s2[1] = (\sim(JMP)
                                  JMA
                                        STA
                                                                  POP
                                                                        PSH
                                                                                           CLL
                                                                                                 RTN) & Rs2[1]);
                                              LDA
                                                     NOP
                                                           STP
                                                                              LDR
                                                                                     STR
75
        assign s2[0] = (\sim(JMP)
                                  JMA
                                        STA
                                              LDA
                                                     NOP
                                                           STP
                                                                  POP
                                                                       PSH
                                                                              LDR
                                                                                    STR | CLL | RTN) & Rs2[0]);
76
        assign s3[2] = (\sim(STA)
                                  LDA
                                        NOP
                                              STP
                                                     PSH
                                                           POP
                                                                  RTN) & Rd[2]);
77
        assign s3[1] = (\sim(STA)
                                                     PSH
                                                                  RTN) & Rd[1]:
                                 LDA
                                        NOP
                                              STP
                                                           POP
78
        assign s3[0] = (\sim(STA \mid LDA))
                                        NOP
                                              STP
                                                     PSH | POP
                                                                 RTN) & Rd[0]):
79
        assign s4 = \sim(LDA \mid LDR);
80
        assign RAMd_wren = EXEC1 & (STA | STR);
81
        assign RAMd_en = EXEC1 & (STA | LDA | STR | LDR);
82
        assign RAMi_en = (FETCH & ~STP) | (EXEC1 & ~(LDA | LDR | MUL | MLA | MLS | POP | STP | RTN)) | (EXEC2 & (LDA | LDR | MUL | MLA |
      MLS | POP | RTN));
83
        assign ALU_en = LDA | STA;
84
        assign E2 = EXEC1 & (LDA | MUL | MLA | MLS | POP | LDR | RTN);
85
        assign stack_en = (EXEC1 & (PSH | CLL | RTN | POP));
86
        assign stack_rst = STP;
87
        assign stack_rw = EXEC1 & (PSH | CLL);
88
        assign s5 = EXEC1 \& (STR \mid LDR):
        assign s6 = (EXEC1 & (JMP | JMA | (JCX & COND_result) | CLL)) | (EXEC2 & RTN);
89
90
        assign ADD1_en = (EXEC1 & (JMP | JMA | (JCX & COND_result) | CLL)) | (EXEC2 & RTN);
91
92
     endmodule
```

Page 2 of 2 Revision: CPUProject