```
Date: June 13, 2020
                                                                                           alu.v
              module alu (enable, Rs1, Rs2, Rd, instr, mulresult, exec2, stackout, mul1, mul2, Rout,
               jump, memaddr);
               input enable; // active LOW, disables the ALU during load/store operations so that
       3
              undefined behaviour does not occur
input signed [15:0] Rs1; // input source register 1
input signed [15:0] Rs2; // input source register 2
input signed [15:0] Rd; // input destination register
input [15:0] instr; // current instruction being executed
input signed [31:0] mulresult; // 32-bit result from multiplier
input exec2; // Input from state machine to indicate when to take in result from
       6
      8
      9
              multiplication
     10
               input [15:0] stackout; // input from stack to be fed back to registers
     11
              output reg signed [15:0] mul1; // first number to be multiplied output reg signed [15:0] mul2; // second number to be multiplied output signed [15:0] Rout; // value to be saved to destination register output jump; // tells decoder whether Jump condition is true reg carry; // Internal carry register that is updated during appropriate opcodes output reg [10:0] memaddr; // address to load data from / store data to RAMd
     12
     13
     14
     15
     16
     17
     18
     19
              wire [5:0]opcode = instr[14:9]; // opcode of current instruction
              reg signed [16:0] alusum; // extra bit to hold carry from operations other than Multiply assign Rout = alusum [15:0]; assign jump = (alusum[16] && ((opcode[5:2] == 4'b0000) | (opcode[5:2] == 4'b0001) | (opcode[5:2] == 4'b0010));
     20
     21
     22
     23
24
               reg [15:0] mulextra;
     25
               //Jump Conditionals:
              wire JC1, JC2, JC3, JC4, JC5, JC6, JC7, JC8; assign JC1 = (Rs1 < Rs2);
     26
     27
28
               assign JC2 = (Rs1 > Rs2)
     29
30
               assign JC3 = (Rs1 == Rs2);
               assign JC4 = (Rs1 == 0);
     31
32
              assign JC5 = (Rs1 >= Rs2);
assign JC6 = (Rs1 <= Rs2);
     33
34
               assign JC7 = (Rs1 != Rs2);
               assign JC8 = (Rs1 < 0);
     35
     36
               always @(opcode, mulresult)
     37
                    begin
     38
                          if(!enable) begin
     39
                                case (opcode)
                                      6'b000000: alusum = \{1'b1, Rd\}; // JMP Unconditional Jump, first bit high to
     40
              indicate jump and passes through Rd 6'b000001: alusum = \{8'b10000000, instr[8:0]\}; //JMA unconditional jump to
     41
               address, first bit high to indicate jump, rest set to destination
     42
     43
                                      6'b000100: alusum = {JC1, Rd}; // JC1 Conditional Jump A < B
     44
45
46
47
                                      6'b000101: alusum = {JC2, Rd}; // JC2 Conditional Jump A > B 6'b000110: alusum = {JC3, Rd}; // JC3 Conditional Jump A = B 6'b000111: alusum = {JC4, Rd}; // JC4 Conditional Jump A = 0
                                     6'b001000: alusum = {JC5, Rd}; // JC5 Conditional Jump A >= B / A !< B 6'b001001: alusum = {JC6, Rd}; // JC6 Conditional Jump A <= B / A !> B 6'b001010: alusum = {JC7, Rd}; // JC7 Conditional Jump A != B 6'b001011: alusum = {JC8, Rd}; // JC8 Conditional Jump A < 0
     48
49
50
51
53
54
55
56
57
59
                                     6'b001100: alusum = \{1'b0, Rs1 & Rs2\}; // AND Bitwise AND 6'b001101: alusum = \{1'b0, Rs1 | Rs2\}; // OR Bitwise OR 6'b001110: alusum = \{1'b0, Rs1 ^ Rs2\}; // XOR Bitwise XOR 6'b001111: alusum = \{1'b0, ~Rs1\}; // NOT Bitwise NOT
                                     6'b010000: alusum = {1'b0, ~Rs1 | ~Rs2}; // NND Bitwise NAND 6'b010001: alusum = {1'b0, ~Rs1 & ~Rs2}; // NOR Bitwise NOR 6'b010010: alusum = {1'b0, Rs1 ~ Rs2}; // XNR Bitwise XNOR 6'b010011: alusum = {1'b0, Rs1}; // MOV Move (Rd = Rs1)
     60
     61
     62
63
                                      6'b010100: begin
                                                 alusum = \{1'b0, Rs1\} + \{1'b0, Rs2\}; // ADD Add (Rd = Rs1 + Rs2)
     64
65
                                                 carry = alusum[16];
     66
                                            end
     67
                                      6'b010101: begin
                                                 alusum = \{1'b0, Rs1\} + \{1'b0, Rs2\} + carry; // ADC Add w/ Carry (Rd = 1)
     68
               Rs1 + Rs2 + C
     69
                                                 carry = alusum[16];
     70
71
72
                                           end
                                      6'b010110: begin
                                                 alusum = \{1'b0, Rs1\} + \{17'b000000000000001\}; // ADO Add 1 (Rd = Rd)
               + 1)
     73
                                                 carry = alusum[16];
```

end

6'b011011

carry = alusum[16];

6'b011100: begin // MUL Multiply (Rd = Rs1 * Rs2) if(!exec2) begin

mull = Rs1;

mu12 = Rs2;

 $mul1 = \sim Rs1 + \{16'h0001\};$

 $mu1\bar{2} = \kappa s2 + \{16'h0001\};$

carry = $(Rs1[15]^Rs2[15])$? 1'b1 : 1'b0;

if(Rs1[15]) begin

if(Rs2[15]) begin

else begin

end

else begin

end

end

end else begin

end

else begin

end

end

else begin

86

87

88

89

90

91 92

94 95 96

97

98

99

100 101 102

103

104

105

106 107

108

109

110

111

112

114 115

116

123

128

130

132

133 134

136

138

145

146

149

150

= Rd - 1)

mulresult;

```
\{\text{mulextra, alusum}[15:0]\} = (\text{carry}) ? \sim \text{mulresult} + \frac{32}{\text{ho}}(00000001) :
            6'b011101: begin // MLA Multiply and Add (Rd = Rs2 + (Rd * Rs1)) if(!exec2) begin
                        if(Rd[15]) begin
                              mull = -Rd + \{16'h0001\};
                           end
                        else begin
                              mull = Rd;
                        if(Rs1[15]) begin
    mul2 = ~Rs1 + {16'h0001};
                        else begin
                              mu12 = Rs1;
                        carry = (Rs1[15]^Rs2[15]) ? 1'b1 : 1'b0;
6'b011110: begin // MLS Multiply and Subtract (Rd = Rs2 - (Rd * Rs1)[15:0]) if(!exec2) begin
                        if(Rd[15]) begin
                              mu\bar{1}1 = -Rd + \{16'h0001\};
                        else begin
                              mull = Rd;
                        if(Rs1[15]) begin
                              \bar{m}u\bar{12} = \kappa \bar{R}s1 + \{16'h0001\};
                           end
                        else begin
                              mu12 = Rs1;
                        carry = (Rs1[15]^Rs2[15]) ? 1'b1 : 1'b0;
                                     Page 2 of 3
                                                                            Revision: CPUProject
```

 $alusum = \{1'b0, Rs1\} - \{17'b000000000000001\}; // SB0 Subtract 1 (Rd)$

```
alusum = (carry) ? \{1'b0, Rs2 - (\sim mulresult[15:0] + 16'h0001)\} :
151
        {1'b0, Rs2 - mulresult[15:0]};
152
                                     end
153
                             end
154
                         6'b011111: alusum = mulextra; // MRT Retrieve Multiply MSBs (Rd = MSBs)
155
156
                         6'b100000: alusum = {1'b0, Rs1 << Rs2}; // LSL Logical Shift Left (Rd = Rs1
        shifted left by value of Rs2)
                         <mark>6'b100001: alusum = {1'b0</mark>, Rs1 >> Rs2}; // LSR Logical Shift Right (Rd = Rs1
157
        shifted right by value of Rs2)
158
                         6'b100010: alusum = {Rs1[15], Rs1 >>> Rs2}; // ASR Arithmetic Shift Right
        (Rd = Rs1 shifted right by value of Rs2, maintaining sign bit)
159
                         6'b100011:;
160
        6'b100100: alusum = \{1'b0, (Rs1 >> Rs2[3:0]) \mid (Rs1 << (16 - Rs2[3:0]))\}; // ROR Shift Right Loop (Rd = Rs1 shifted right by Rs2, but Rs1[0] -> Rs1[15]) // 6'b100101: alusum = (\{Rs1, carry\} >> (Rs2 \% 17)) | (\{Rs1, carry\} << (17 - (Rs2 \% 17))) // RC Shift Right Loop w/ Carry (Rd = Rs1 shifted right by Rs2, but Rs1[0]
161
162
         -> Carry & Carry -> Rs1[15])
                         6'b100110: alusum = {1'b1, Rd}; //CLL function call 6'b100111: begin //RTN return to prev call
163
164
                                 if(exec2) begin
165
166
                                         alusum = {1'b0, stackout};
167
                                     end
168
                             end
169
                        6'b101000: alusum = {1'b0, Rs1}; // PSH Push value to stack (Stack = Rs1)
6'b101001: alusum = {1'b0, stackout}; // POP Pop value from stack (Rd = Stack)
6'b101010: begin // LDR Indirect Load (Rd = Mem[Rs1])
    if(!exec2) begin
170
171
172
173
174
                                         memaddr = Rs1[10:0];
175
176
                             end
                         6'b101011: begin // STR Indirect Store (Mem[Rd] = Rs1)
177
178
                                 memaddr = Rd[10:0];
179
180
                         6'b111110: ; // NOP No Operation (Do Nothing for a cycle)
181
                         6'b111111: alusum = {1'b0, 16'h0000}; // STP Stop (Program Ends)
182
183
184
                         default: ; // During Load & Store as well as undefined opcodes
                    endcase;
185
186
                    end
187
                else begin
188
                         alusum = {1'b0, 16'h0000}; // Bring output low during Load/Store so it does
        not interfere
189
                    end
190
            end
191
```

192

endmodule