VIET NAM NATIONAL UNIVERSITY HO CHI MINH CITY HO CHI MINH CITY UNIVERSITY OF TECHNOLOGY FACULTY OF COMPUTER SCIENCE AND ENGINEERING




CO3098 - LSI DESIGN LAB

LAB 1 BOUND FLASHER

Instructor: PROF. NGUYEN THIEN AN

Student: Nguyen Khanh Nam - 2153599



Contents

1	Problem Implementation			
	1.1	Proble	em-Solving Strategies	3
	1.2	Finite	State Machine	3
	1.3	Code	Implementation	3
	1.4	Simula	ation	7
		1.4.1	Normal Test	7
		1.4.2	Additional Condition Testing	9
		1.4.3	Extra Case	11
		1.4.4	Reset Signal Test	12

LAB 1 Page 2/14



1 Problem Implementation

1.1 Problem-Solving Strategies

The problem can be effectively solved by dividing it into states because there are multiple operations. Beside, in order to make the lamps turn on or off gradually, a delay mechanism needs to be applied. In this problem, I will use an integer **counter** variable that will count up to a specific number **TIMER**. Once the **counter** attains the value of **TIMER**, the operation to either turn on or turn off the lamps will be executed.

1.2 Finite State Machine

An effective solution can be devised by employing a Finite State Machine (FSM) approach. By breaking down the task into eight distinct states, we can systematically address each operation outlined in the question. Each state in the FSM corresponds to a specific phase of the task and is designed to execute the required operations in a structured manner. This modular and organized approach not only enhances the clarity of the solution but also facilitates efficient management of the entire process.




Figure 1: Finite State Machine for the problem.

1.3 Code Implementation

First of all, I will define inputs, output, states and some internal signals.

LAB 1 Page 3/14



```
parameter S2 = 2;
11
        parameter S3 = 3;
12
        parameter S4 = 4;
13
        parameter S5 = 5;
14
        parameter S6 = 6;
        parameter S7 = 7;
16
17
        // Internal signals
18
        parameter TIMER = 200;
19
        integer counter = 0;
20
        reg [3:0] state = S0;
21
        reg [15:0] temp;
22
23
        // State machine
24
        always @(posedge clk) begin
25
26
            if(rst) begin
                 state <= S0;
27
            end
28
             else begin
29
                 case(state)
30
                      S0:
31
                          begin
32
33
                               temp <= 16'h0000;
                               if(flick == 0) state <= S0;</pre>
34
                               else state <= S1;</pre>
35
                           end
36
                      S1:
37
                          begin
38
                               counter <= counter + 1;</pre>
                               if(counter == TIMER) begin
40
                                    temp <= (temp << 1) + 1;
41
                                    counter <= 0;</pre>
42
43
                               if(temp == 16'h003F) begin
44
                                    state <= S2;
45
                                    counter <= 0;
46
                               end
47
                           end
48
                      S2:
49
50
                           begin
                               counter <= counter + 1;</pre>
                               if (counter == TIMER) begin
52
                                    temp <= temp >> 1;
53
                                    counter <= 0;</pre>
54
                               end
55
                               if (temp == 16'h0000) begin
56
57
                                    state <= S3;
                                    counter <= 0;
58
                               end
59
```

LAB 1 Page 4/14



```
end
60
                       S3:
61
                           begin
62
                                counter <= counter + 1;</pre>
63
                                if (counter == TIMER) begin
                                     temp <= (temp << 1) + 1;
65
                                     counter <= 0;
66
                                end
67
                                // Case flick
68
                                if(flick == 1 && temp <= 16'h07FF) begin</pre>
69
                                     if(temp == 16'h003F || temp == 16'h07FF) begin
70
                                         counter <= 0;
71
                                         state <= S2;
72
                                     end
73
                                end
74
75
                                // Case no flick
                                else begin
76
                                     if(temp == 16'h07FF) begin
77
                                         counter <= 0;
78
                                         state <= S4;
79
                                     end
80
81
                                end
                           end
                       S4:
83
                           begin
84
                                counter <= counter + 1;</pre>
85
                                if (counter == TIMER) begin
86
                                     temp <= temp >> 1;
87
                                     counter <= 0;
88
89
                                if (temp == 16'h001F) begin
90
                                    counter <= 0;</pre>
91
                                     state <= S5;
92
93
                                end
                           end
                       S5:
95
                           begin
96
                                counter <= counter + 1;</pre>
97
                                if(counter == TIMER) begin
98
                                     temp <= (temp << 1) + 1;
99
                                     counter <= 0;</pre>
100
                                end
101
                                // Case flick
102
                                if(flick == 1 && temp <= 16'h07FF) begin</pre>
103
                                     if(temp == 16'h003F || temp == 16'h07FF) begin
104
                                         counter <= 0;
105
106
                                         state <= S4;
                                     end
107
                                end
108
```

LAB 1 Page 5/14



```
// Case no flick
109
                                  else begin
110
                                       if(temp == 16'hFFFF) begin
111
                                            counter <= 0;</pre>
112
                                            state <= S6;
                                       end
114
                                  end
115
                             end
116
                        S6:
117
                             begin
118
                                  counter <= counter + 1;</pre>
                                  if(counter == TIMER) begin
120
                                       temp <= temp >> 1;
121
                                       counter <= 0;</pre>
122
                                  end
123
                                  if (temp == 16'h0000) begin
124
                                       counter <= 0;
125
                                       state <= S7;
126
                                  end
127
                             end
128
                        s7:
129
130
                             begin
131
                                  temp <= 16'hFFFF;</pre>
                                  counter <= counter + 1;</pre>
132
                                  if(counter == TIMER) begin
133
                                       state <= S0;
134
                                       counter <= 0;</pre>
135
136
                                  end
137
                             end
                        endcase
138
                   end
139
              end
140
         // Assign output
141
         assign lamps = temp;
142
143
    endmodule
144
```

The descriptions for the states have been demonstrated detailed in the designspec file.

LAB 1 Page 6/14



1.4 Simulation

1.4.1 Normal Test

For testing purpose, I will create a testbench file with the below information:

```
module boundFlasher_tb;
            reg clk;
2
            reg flick;
3
            reg rst;
4
            wire [15:0] lamps;
5
6
            boundFlasher UUT (
7
                     .clk(clk),
8
                      .flick(flick),
9
                      .rst(rst),
10
                      .lamps(lamps)
11
       );
12
13
            // Create clock
14
            always #1 clk = !clk;
15
            initial begin
16
                     // Reset the thing
                     clk = 0;
18
                     flick = 0;
19
                     #4;
20
^{21}
                     // Normal test
22
                     flick = 1;
                     #4;
24
                     flick = 0;
25
                      #40000;
26
                     $finish;
^{27}
            end
28
            initial begin
                     $recordfile ("waves");
30
                     $recordvars ("depth=0", boundFlasher_tb);
31
            end
32
   endmodule
```

LAB 1 Page 7/14

The output of the module will be as below.




Figure 2: Normal Test without kickback.

It can be seen that, in normal condition, the module work well as expected. The waveform has the same shape as in the theory.




Figure 3: Normal Test without additional condition.

LAB 1 Page 8/14



1.4.2 Additional Condition Testing

Similar methods are employed in this section. Below is the content of the testbench file.

```
module boundFlasher_tb;
       reg clk;
       reg flick;
3
       wire [15:0] lamps;
4
5
       boundFlasher UUT (
6
            .clk(clk),
            .flick(flick),
8
            .lamps(lamps)
9
       );
10
        // Create clock
11
       always #1 clk = !clk;
12
13
       initial begin
            // Reset the thing
14
            clk = 0;
15
            flick = 0;
16
            #4;
17
18
            // Normal test
19
            flick = 1;
20
            #4;
21
            flick = 0;
22
23
            // Slide flick waveform test
24
            @(UUT.state == 3) begin
25
                 #3500;
26
                 flick = 1;
27
            end
28
            @(UUT.state == 2) flick = 0;
29
            #40000;
30
            $finish;
31
       end
32
        initial begin
33
            $recordfile ("waves");
34
            $recordvars ("depth=0", boundFlasher_tb);
35
        end
36
   endmodule
```

LAB 1 Page 9/14

And here is the output of the program.




Figure 4: Test with Additional Condition.

Compare between the expected output in the slide with the recent output we will have:




Figure 5: Normal Test without additional condition.

LAB 1 Page 10/14



1.4.3 Extra Case

In this section, I will create my own test case to see if the system works well as I expected or not. The content below belongs to the testbench file of this test case.

```
module boundFlasher_tb;
2
        reg clk;
       reg flick;
3
       wire [15:0] lamps;
4
5
       boundFlasher UUT (
6
            .clk(clk),
            .flick(flick),
8
            .lamps(lamps)
9
10
        );
        // Create clock
11
       always #1 clk = !clk;
12
        initial begin
13
            // Reset the thing
            clk = 0;
15
            flick = 0;
16
            #4;
17
18
            // Normal test
19
            flick = 1;
20
            #4;
21
            flick = 0;
22
23
            // Myself flick waveform test
24
            @(UUT.state == 5) flick = 1;
25
            @(UUT.state == 4) flick = 0;
26
            @(UUT.state == 5) begin
27
                 #2000;
28
                 flick = 1;
29
            end
30
            @(UUT.state == 4) flick = 0;
31
            #40000;
32
            $finish;
33
       end
34
        initial begin
35
            $recordfile ("waves");
36
            $recordvars ("depth=0", boundFlasher_tb);
37
        end
   endmodule
39
```

LAB 1 Page 11/14

Here is the output picture.




Figure 6: Extra case waveform.

What actually happened is that in state S5 at the beginning, the Flick signal was triggered so that when lamps[5] turned on, it would become the kickback point so that it would go back to state S4. Next, when it came back to state S5, after some delay time, the Flick signal was triggered again at the time lamps[9] turned on. So that when the lamps[10] turned on, it will then become the kickback point and go back to state S4. After all, the system will work normally.

1.4.4 Reset Signal Test

The main target of this section is to test the **Reset** input signal. The test bench will be as below:

```
module boundFlasher_tb;
2
            reg clk;
            reg flick;
3
            reg rst;
4
            wire [15:0] lamps;
5
6
            boundFlasher UUT (
                      .clk(clk),
8
                      .flick(flick),
9
                      .rst(rst),
10
                      .lamps(lamps)
11
        );
12
13
            // Create clock
14
            always #1 clk = !clk;
15
            initial begin
16
                      // Reset the thing
17
                      clk = 0;
18
                      flick = 0;
```

LAB 1 Page 12/14



```
#4;
20
21
                     // Normal test
22
                     flick = 1;
23
                     #4;
                     flick = 0;
25
26
                     // Slide flick waveform test
27
                     //@(UUT.state == 3) begin
28
                     // #3500;
29
                            flick = 1;
                     //end
31
                    //@(UUT.state == 2) flick = 0;
32
33
                     // Myself flick waveform test
34
                     @(UUT.state == 5) flick = 1;
35
                     @(UUT.state == 4) flick = 0;
36
                     @(UUT.state == 5) begin
37
                              #2000;
38
                             flick = 1;
39
                     end
40
                     @(UUT.state == 4) flick = 0;
41
                    // Rst signal test
43
                     #500
44
                    rst = 1;
45
                     #20;
46
                    rst = 0;
47
                    flick = 1;
                     #20;
49
                     flick = 0;
50
51
                     #40000;
52
                     $finish;
            end
55
            initial begin
56
                     $recordfile ("waves");
57
                     $recordvars ("depth=0", boundFlasher_tb);
58
            end
   endmodule
```

LAB 1 Page 13/14

Here is the output picture:




Figure 7: Reset signal test waveform.

It can be seen that when there is the reset signal, the module state will dramatically change to the initial state which has no lamp turned on.

The source code of the problem will be available at: GitHub

LAB 1 Page 14/14