VIET NAM NATIONAL UNIVERSITY HO CHI MINH CITY HO CHI MINH CITY UNIVERSITY OF TECHNOLOGY FACULTY OF COMPUTER SCIENCE AND ENGINEERING




# CO3098 - LSI DESIGN LAB

# LAB 1 BOUND FLASHER

Instructor: PROF. NGUYEN THIEN AN

Student: Nguyen Khanh Nam - 2153599



# ${\bf Contents}$

L	Pro	blem Implementation	3
	1.1	Problem-Solving Strategies	3
	1.2	Finite State Machine	3
	1.3	Code Implementation	3
	1.4	Simulation	7
		1.4.1 Normal Test	7
		1.4.2 Additional Condition Testing	9
		143 Extra Case	11

LAB 1 Page 2/12



# 1 Problem Implementation

### 1.1 Problem-Solving Strategies

The problem can be effectively solved by dividing it into states because there are multiple operations. Beside, in order to make the lamps turn on or off gradually, a delay mechanism needs to be applied. In this problem, I will use an integer **counter** variable that will count up to a specific number **TIMER**. Once the **counter** attains the value of **TIMER**, the operation to either turn on or turn off the lamps will be executed.

#### 1.2 Finite State Machine

An effective solution can be devised by employing a Finite State Machine (FSM) approach. By breaking down the task into eight distinct states, we can systematically address each operation outlined in the question. Each state in the FSM corresponds to a specific phase of the task and is designed to execute the required operations in a structured manner. This modular and organized approach not only enhances the clarity of the solution but also facilitates efficient management of the entire process.




Figure 1: Finite State Machine for the problem.

#### 1.3 Code Implementation

First of all, I will define inputs, output, states and some internal signals.

LAB 1 Page 3/12



```
parameter S2 = 2;
11
       parameter S3 = 3;
12
       parameter S4 = 4;
13
       parameter S5 = 5;
14
       parameter S6 = 6;
       parameter S7 = 7;
16
17
       // Internal signals
18
       parameter TIMER = 200;
19
       integer counter = 0;
20
       reg [3:0] state = S0;
21
       reg [15:0] temp;
22
```

Break down the variables:

- clk: clock input signal.
- flick: flick input signal.
- lamps: 16 bits output signal.
- **S0 S7**: states.
- TIMER: the number that the counter needs to be counted up to.
- counter: an integer variable used for delay purpose.
- state: current state.
- temp: a temporary variable used to keep track of the status of the lamps.

Next step is to implement the finite state machine based on the above section.

```
// State machine
1
2
        always @(posedge clk) begin
3
             case (state)
                 S0:
4
                      begin
5
                           temp <= 16'h0000;
6
                           if(flick == 0) state <= S0;</pre>
7
                           else state <= S1;</pre>
                      end
9
                 S1:
10
                      begin
11
                           counter <= counter + 1;</pre>
12
                           if(counter == TIMER) begin
13
                                temp <= (temp << 1) + 1;
                                counter <= 0;
15
16
                           if(temp == 16'h003F) begin
17
                                state <= S2;
18
                                counter <= 0;</pre>
19
20
```

LAB 1 Page 4/12



```
end
21
                 S2:
22
                 begin
23
                      counter <= counter + 1;</pre>
24
                      if (counter == TIMER) begin
                          temp <= temp >> 1;
26
                          counter <= 0;</pre>
27
                      end
28
                      if (temp == 16'h0000) begin
29
                          state <= S3;
30
                          counter <= 0;
31
                      end
32
                 end
33
                 S3:
34
                 begin
35
36
                      counter <= counter + 1;</pre>
                      if (counter == TIMER) begin
                          temp <= (temp << 1) + 1;
38
                          counter <= 0;
39
                      end
40
                      // Case flick
41
                      if(flick == 1 && temp <= 16'h07FF) begin</pre>
42
43
                          if(temp == 16'h003F || temp == 16'h07FF) begin
                               counter <= 0;
44
                               state <= S2;
45
                          end
46
                      end
47
                      // Case no flick
48
                      else begin
49
                          if(temp == 16'h07FF) begin
50
                               counter <= 0;
51
                               state <= S4;
52
53
                          end
                      end
                 end
55
                 S4:
56
                 begin
57
                      counter <= counter + 1;</pre>
58
                      if (counter == TIMER) begin
59
                          temp <= temp >> 1;
60
                          counter <= 0;
62
                      if (temp == 16'h001F) begin
63
                          counter <= 0;
64
                          state <= S5;
65
                      end
66
67
                 end
                 S5:
68
                 begin
69
```

LAB 1 Page 5/12



```
counter <= counter + 1;</pre>
70
                       if(counter == TIMER) begin
71
                            temp <= (temp << 1) + 1;
72
                            counter <= 0;</pre>
73
                       // Case flick
75
                       if(flick == 1 && temp <= 16'h07FF) begin</pre>
76
                            if(temp == 16'h003F || temp == 16'h07FF) begin
77
                                counter <= 0;
78
                                state <= S4;
79
                            end
80
                       end
81
                       // Case no flick
82
                       else begin
83
                            if(temp == 16'hFFFF) begin
84
85
                                counter <= 0;
                                state <= S6;
86
                            end
87
                       end
88
                  end
89
                  S6:
90
                  begin
91
                       counter <= counter + 1;</pre>
                       if(counter == TIMER) begin
93
                            temp <= temp >> 1;
94
                            counter <= 0;
95
                       end
96
                       if (temp == 16'h0000) begin
97
                            counter <= 0;
                            state <= S7;
99
                       end
100
                  end
101
                  S7:
102
103
                  begin
                       temp <= 16'hFFFF;</pre>
                       counter <= counter + 1;</pre>
105
                       if(counter == TIMER) begin
106
                            state <= S0;
107
                            counter <= 0;
108
109
                       end
110
                  end
                  endcase
111
             end
112
        // Assign output
113
        assign lamps = temp;
114
115
    endmodule
```

The descriptions for the states have been demonstrated detailed in the designspec file.

LAB 1 Page 6/12



# 1.4 Simulation

#### 1.4.1 Normal Test

For testing purpose, I will create a testbench file with the below information:

```
module boundFlasher_tb;
       reg clk;
2
       reg flick;
3
       wire [15:0] lamps;
4
       boundFlasher UUT (
6
            .clk(clk),
7
            .flick(flick),
8
            .lamps(lamps)
9
       );
10
        // Create clock
11
       always #1 clk = !clk;
12
       initial begin
13
            // Reset the thing
14
            clk = 0;
15
            flick = 0;
16
            #4;
18
            // Normal test
19
            flick = 1;
20
            #4;
^{21}
            flick = 0;
22
            #40000;
            $finish;
24
       end
25
        initial begin
26
            $recordfile ("waves");
^{27}
            $recordvars ("depth=0", boundFlasher_tb);
28
        end
   endmodule
30
```

LAB 1 Page 7/12

The output of the module will be as below.




Figure 2: Normal Test without kickback.

It can be seen that, in normal condition, the module work well as expected. The waveform has the same shape as in the theory.




Figure 3: Normal Test without additional condition.

LAB 1 Page 8/12



## 1.4.2 Additional Condition Testing

Similar methods are employed in this section. Below is the content of the testbench file.

```
module boundFlasher_tb;
       reg clk;
       reg flick;
3
       wire [15:0] lamps;
4
5
       boundFlasher UUT (
6
            .clk(clk),
            .flick(flick),
8
            .lamps(lamps)
9
       );
10
        // Create clock
11
       always #1 clk = !clk;
12
13
       initial begin
            // Reset the thing
14
            clk = 0;
15
            flick = 0;
16
            #4;
17
18
            // Normal test
19
            flick = 1;
20
            #4;
21
            flick = 0;
22
23
            // Slide flick waveform test
24
            @(UUT.state == 3) begin
25
                 #3500;
26
                 flick = 1;
27
            end
28
            @(UUT.state == 2) flick = 0;
29
            #40000;
30
            $finish;
31
       end
32
        initial begin
33
            $recordfile ("waves");
34
            $recordvars ("depth=0", boundFlasher_tb);
35
        end
36
   endmodule
```

LAB 1 Page 9/12

And here is the output of the program.




Figure 4: Test with Additional Condition.

Compare between the expected output in the slide with the recent output we will have:




Figure 5: Normal Test without additional condition.

LAB 1 Page 10/12



#### 1.4.3 Extra Case

In this section, I will create my own test case to see if the system works well as I expected or not. The content below belongs to the testbench file of this test case.

```
module boundFlasher_tb;
2
        reg clk;
       reg flick;
3
       wire [15:0] lamps;
4
5
       boundFlasher UUT (
6
            .clk(clk),
            .flick(flick),
8
            .lamps(lamps)
9
10
        );
        // Create clock
11
       always #1 clk = !clk;
12
        initial begin
13
            // Reset the thing
            clk = 0;
15
            flick = 0;
16
            #4;
17
18
            // Normal test
19
            flick = 1;
20
            #4;
21
            flick = 0;
22
23
            // Myself flick waveform test
24
            @(UUT.state == 5) flick = 1;
25
            @(UUT.state == 4) flick = 0;
26
            @(UUT.state == 5) begin
27
                 #2000;
28
                 flick = 1;
29
            end
30
            @(UUT.state == 4) flick = 0;
31
            #40000;
32
            $finish;
33
       end
34
        initial begin
35
            $recordfile ("waves");
36
            $recordvars ("depth=0", boundFlasher_tb);
37
        end
   endmodule
39
```

LAB 1 Page 11/12

Here is the output picture.




Figure 6: Extra case waveform.

What actually happened is that in state S5 at the beginning, the Flick signal was triggered so that when lamps[5] turned on, it would become the kickback point so that it would go back to state S4. Next, when it came back to state S5, after some delay time, the Flick signal was triggered again at the time lamps[9] turned on. So that when the lamps[10] turned on, it will then become the kickback point and go back to state S4. After all, the system will work normally.

The source code of the problem will be available at: GitHub

LAB 1 Page 12/12