

VIET NAM NATIONAL UNIVERSITY HO CHI MINH CITY
HO CHI MINH CITY UNIVERSITY OF TECHNOLOGY
FACULTY OF COMPUTER SCIENCE AND ENGINEERING



CO3098 - LSI DESIGN LAB

LAB 1

BOUND FLASHER

Instructor: **PROF. NGUYEN THIEN AN**

Student: Nguyen Khanh Nam - 2153599

HO CHI MINH CITY, MARCH 2024



Contents

1	Problem Implementation	3
1.1	Problem-Solving Strategies	3
1.2	Finite State Machine	3
1.3	Code Implementation	3
1.4	Simulation	7
1.4.1	Normal Test	7
1.4.2	Additional Condition Testing	9
1.4.3	Extra Case	11
1.4.4	Reset Signal Test	12

1 Problem Implementation

1.1 Problem-Solving Strategies

The problem can be effectively solved by dividing it into states because there are multiple operations. Beside, in order to make the lamps turn on or off gradually, a delay mechanism needs to be applied. In this problem, I will use an integer **counter** variable that will count up to a specific number **TIMER**. Once the **counter** attains the value of **TIMER**, the operation to either turn on or turn off the lamps will be executed.

1.2 Finite State Machine

An effective solution can be devised by employing a Finite State Machine (FSM) approach. By breaking down the task into eight distinct states, we can systematically address each operation outlined in the question. Each state in the FSM corresponds to a specific phase of the task and is designed to execute the required operations in a structured manner. This modular and organized approach not only enhances the clarity of the solution but also facilitates efficient management of the entire process.




Figure 1: Finite State Machine for the problem.

1.3 Code Implementation

First of all, I will define inputs, output, states and some internal signals.

```

1 `timescale 1ns / 1ps
2
3 module boundFlasher(
4     input clk, flick, rst,
5     output [15:0] lamps
6 );
7
8     // Define states
9     parameter S0 = 0;
10    parameter S1 = 1;

```

```
11 parameter S2 = 2;
12 parameter S3 = 3;
13 parameter S4 = 4;
14 parameter S5 = 5;
15 parameter S6 = 6;
16 parameter S7 = 7;
17
18 // Internal signals
19 parameter TIMER = 200;
20 integer counter = 0;
21 reg [3:0] state = S0;
22 reg [15:0] temp;
23
24 // State machine
25 always @(posedge clk) begin
26     if(rst) begin
27         state <= S0;
28     end
29     else begin
30         case(state)
31             S0:
32                 begin
33                     temp <= 16'h0000;
34                     if(flick == 0) state <= S0;
35                     else state <= S1;
36                 end
37             S1:
38                 begin
39                     counter <= counter + 1;
40                     if(counter == TIMER) begin
41                         temp <= (temp << 1) + 1;
42                         counter <= 0;
43                     end
44                     if(temp == 16'h003F) begin
45                         state <= S2;
46                         counter <= 0;
47                     end
48                 end
49             S2:
50                 begin
51                     counter <= counter + 1;
52                     if (counter == TIMER) begin
53                         temp <= temp >> 1;
54                         counter <= 0;
55                     end
56                     if (temp == 16'h0000) begin
57                         state <= S3;
58                         counter <= 0;
59                     end
```

```
60         end
61     S3:
62         begin
63             counter <= counter + 1;
64             if (counter == TIMER) begin
65                 temp <= (temp << 1) + 1;
66                 counter <= 0;
67             end
68             // Case flick
69             if(flick == 1 && temp <= 16'h07FF) begin
70                 if(temp == 16'h003F || temp == 16'h07FF) begin
71                     counter <= 0;
72                     state <= S2;
73                 end
74             end
75             // Case no flick
76             else begin
77                 if(temp == 16'h07FF) begin
78                     counter <= 0;
79                     state <= S4;
80                 end
81             end
82         end
83     S4:
84         begin
85             counter <= counter + 1;
86             if (counter == TIMER) begin
87                 temp <= temp >> 1;
88                 counter <= 0;
89             end
90             if (temp == 16'h001F) begin
91                 counter <= 0;
92                 state <= S5;
93             end
94         end
95     S5:
96         begin
97             counter <= counter + 1;
98             if(counter == TIMER) begin
99                 temp <= (temp << 1) + 1;
100                 counter <= 0;
101             end
102             // Case flick
103             if(flick == 1 && temp <= 16'h07FF) begin
104                 if(temp == 16'h003F || temp == 16'h07FF) begin
105                     counter <= 0;
106                     state <= S4;
107                 end
108             end
```

```
109         // Case no flick
110     else begin
111         if(temp == 16'hFFFF) begin
112             counter <= 0;
113             state <= S6;
114         end
115     end
116 end
117 S6:
118 begin
119     counter <= counter + 1;
120     if(counter == TIMER) begin
121         temp <= temp >> 1;
122         counter <= 0;
123     end
124     if (temp == 16'h0000) begin
125         counter <= 0;
126         state <= S7;
127     end
128 end
129 S7:
130 begin
131     temp <= 16'hFFFF;
132     counter <= counter + 1;
133     if(counter == TIMER) begin
134         state <= S0;
135         counter <= 0;
136     end
137 end
138 endcase
139 end
140 end
141 // Assign output
142 assign lamps = temp;
143
144 endmodule
```

The descriptions for the states have been demonstrated detailed in the designspec file.

1.4 Simulation

1.4.1 Normal Test

For testing purpose, I will create a testbench file with the below information:

```
1 module boundFlasher_tb;
2     reg clk;
3     reg flick;
4     reg rst;
5     wire [15:0] lamps;
6
7     boundFlasher UUT (
8         .clk(clk),
9         .flick(flick),
10        .rst(rst),
11        .lamps(lamps)
12    );
13
14    // Create clock
15    always #1 clk = !clk;
16    initial begin
17        // Reset the thing
18        clk = 0;
19        flick = 0;
20        #4;
21
22        // Normal test
23        flick = 1;
24        #4;
25        flick = 0;
26        #40000;
27        $finish;
28    end
29    initial begin
30        $recordfile ("waves");
31        $recordvars ("depth=0", boundFlasher_tb);
32    end
33 endmodule
```

The output of the module will be as below.






Figure 2: Normal Test without kickback.

It can be seen that, in normal condition, the module work well as expected. The waveform has the same shape as in the theory.



(a) Expected Output



(b) Actual Output

Figure 3: Normal Test without additional condition.

1.4.2 Additional Condition Testing

Similar methods are employed in this section. Below is the content of the testbench file.

```
1 module boundFlasher_tb;
2     reg clk;
3     reg flick;
4     wire [15:0] lamps;
5
6     boundFlasher UUT (
7         .clk(clk),
8         .flick(flick),
9         .lamps(lamps)
10    );
11    // Create clock
12    always #1 clk = !clk;
13    initial begin
14        // Reset the thing
15        clk = 0;
16        flick = 0;
17        #4;
18
19        // Normal test
20        flick = 1;
21        #4;
22        flick = 0;
23
24        // Slide flick waveform test
25        @(UUT.state == 3) begin
26            #3500;
27            flick = 1;
28        end
29        @(UUT.state == 2) flick = 0;
30        #40000;
31        $finish;
32    end
33    initial begin
34        $recordfile ("waves");
35        $recordvars ("depth=0", boundFlasher_tb);
36    end
37 endmodule
```

And here is the output of the program.






Figure 4: Test with Additional Condition.

Compare between the expected output in the slide with the recent output we will have:



(a) Expected Output



(b) Actual Output

Figure 5: Normal Test without additional condition.

1.4.3 Extra Case

In this section, I will create my own test case to see if the system works well as I expected or not. The content below belongs to the testbench file of this test case.

```
1 module boundFlasher_tb;
2     reg clk;
3     reg flick;
4     wire [15:0] lamps;
5
6     boundFlasher UUT (
7         .clk(clk),
8         .flick(flick),
9         .lamps(lamps)
10    );
11    // Create clock
12    always #1 clk = !clk;
13    initial begin
14        // Reset the thing
15        clk = 0;
16        flick = 0;
17        #4;
18
19        // Normal test
20        flick = 1;
21        #4;
22        flick = 0;
23
24        // Myself flick waveform test
25        @(UUT.state == 5) flick = 1;
26        @(UUT.state == 4) flick = 0;
27        @(UUT.state == 5) begin
28            #2000;
29            flick = 1;
30        end
31        @(UUT.state == 4) flick = 0;
32        #40000;
33        $finish;
34    end
35    initial begin
36        $recordfile ("waves");
37        $recordvars ("depth=0", boundFlasher_tb);
38    end
39 endmodule
```

Here is the output picture.




Figure 6: Extra case waveform.

What actually happened is that in state S5 at the beginning, the Flick signal was triggered so that when lamps[5] turned on, it would become the kickback point so that it would go back to state S4. Next, when it came back to state S5, after some delay time, the Flick signal was triggered again at the time lamps[9] turned on. So that when the lamps[10] turned on, it will then become the kickback point and go back to state S4. After all, the system will work normally.

1.4.4 Reset Signal Test

The main target of this section is to test the **Reset** input signal. The test bench will be as below:

```

1 module boundFlasher_tb;
2     reg clk;
3     reg flick;
4     reg rst;
5     wire [15:0] lamps;
6
7     boundFlasher UUT (
8         .clk(clk),
9         .flick(flick),
10        .rst(rst),
11        .lamps(lamps)
12    );
13
14    // Create clock
15    always #1 clk = !clk;
16    initial begin
17        // Reset the thing
18        clk = 0;
19        flick = 0;

```

```
20         #4;
21
22         // Normal test
23         flick = 1;
24         #4;
25         flick = 0;
26
27         // Slide flick waveform test
28         //@(UUT.state == 3) begin
29         //     #3500;
30         //     flick = 1;
31         //end
32         //@(UUT.state == 2) flick = 0;
33
34         // Myself flick waveform test
35         @(UUT.state == 5) flick = 1;
36         @(UUT.state == 4) flick = 0;
37         @(UUT.state == 5) begin
38             #2000;
39             flick = 1;
40         end
41         @(UUT.state == 4) flick = 0;
42
43         // Rst signal test
44         #500
45         rst = 1;
46         #20;
47         rst = 0;
48         flick = 1;
49         #20;
50         flick = 0;
51
52         #40000;
53
54         $finish;
55     end
56     initial begin
57         $recordfile ("waves");
58         $recordvars ("depth=0", boundFlasher_tb);
59     end
60 endmodule
```

Here is the output picture:




Figure 7: Reset signal test waveform.

It can be seen that when there is the reset signal, the module state will dramatically change to the initial state which has no lamp turned on.

The source code of the problem will be available at: [GitHub](#)