

VIET NAM NATIONAL UNIVERSITY HO CHI MINH CITY  
HO CHI MINH CITY UNIVERSITY OF TECHNOLOGY  
FACULTY OF COMPUTER SCIENCE AND ENGINEERING



CO3098 - LSI DESIGN LAB

---

LAB 1

# BOUND FLASHER

---

Instructor: **PROF. NGUYEN THIEN AN**

Student: Nguyen Khanh Nam - 2153599

HO CHI MINH CITY, FEBRUARY 2024



## Contents

<b>1</b>	<b>Problem Implementation</b>	<b>3</b>
1.1	Problem-Solving Strategies . . . . .	3
1.2	Finite State Machine . . . . .	3
1.3	Code Implementation . . . . .	3
1.4	Simulation . . . . .	7
1.4.1	Normal Test . . . . .	7
1.4.2	Additional Condition Testing . . . . .	9
1.4.3	Extra Case . . . . .	11

# 1 Problem Implementation

## 1.1 Problem-Solving Strategies

The problem can be effectively solved by dividing it into states because there are multiple operations. Beside, in order to make the lamps turn on or off gradually, a delay mechanism needs to be applied. In this problem, I will use an integer **counter** variable that will count up to a specific number **TIMER**. Once the **counter** attains the value of **TIMER**, the operation to either turn on or turn off the lamps will be executed.

## 1.2 Finite State Machine

An effective solution can be devised by employing a Finite State Machine (FSM) approach. By breaking down the task into eight distinct states, we can systematically address each operation outlined in the question. Each state in the FSM corresponds to a specific phase of the task and is designed to execute the required operations in a structured manner. This modular and organized approach not only enhances the clarity of the solution but also facilitates efficient management of the entire process.




Figure 1: Finite State Machine for the problem.

## 1.3 Code Implementation

First of all, I will define inputs, output, states and some internal signals.

```
1 `timescale 1ns / 1ps
2
3 module boundFlasher(
4     input clk, flick,
5     output [15:0] lamps
6 );
7
8     // Define states
9     parameter S0 = 0;
10    parameter S1 = 1;
```

```
11 parameter S2 = 2;
12 parameter S3 = 3;
13 parameter S4 = 4;
14 parameter S5 = 5;
15 parameter S6 = 6;
16 parameter S7 = 7;
17
18 // Internal signals
19 parameter TIMER = 200;
20 integer counter = 0;
21 reg [3:0] state = S0;
22 reg [15:0] temp;
```

Break down the variables:

- **clk**: clock input signal.
- **flick**: flick input signal.
- **lamps**: 16 bits output signal.
- **S0 - S7**: states.
- **TIMER**: the number that the counter needs to be counted up to.
- **counter**: an integer variable used for delay purpose.
- **state**: current state.
- **temp**: a temporary variable used to keep track of the status of the lamps.

Next step is to implement the finite state machine based on the above section.

```
1 // State machine
2 always @(posedge clk) begin
3     case(state)
4         S0:
5             begin
6                 temp <= 16'h0000;
7                 if(flick == 0) state <= S0;
8                 else state <= S1;
9             end
10        S1:
11            begin
12                counter <= counter + 1;
13                if(counter == TIMER) begin
14                    temp <= (temp << 1) + 1;
15                    counter <= 0;
16                end
17                if(temp == 16'h003F) begin
18                    state <= S2;
19                    counter <= 0;
20                end
21            end
22    endcase
23 end
```

```
21         end
22     S2:
23     begin
24         counter <= counter + 1;
25         if (counter == TIMER) begin
26             temp <= temp >> 1;
27             counter <= 0;
28         end
29         if (temp == 16'h0000) begin
30             state <= S3;
31             counter <= 0;
32         end
33     end
34     S3:
35     begin
36         counter <= counter + 1;
37         if (counter == TIMER) begin
38             temp <= (temp << 1) + 1;
39             counter <= 0;
40         end
41         // Case flick
42         if(flick == 1 && temp <= 16'h07FF) begin
43             if(temp == 16'h003F || temp == 16'h07FF) begin
44                 counter <= 0;
45                 state <= S2;
46             end
47         end
48         // Case no flick
49         else begin
50             if(temp == 16'h07FF) begin
51                 counter <= 0;
52                 state <= S4;
53             end
54         end
55     end
56     S4:
57     begin
58         counter <= counter + 1;
59         if (counter == TIMER) begin
60             temp <= temp >> 1;
61             counter <= 0;
62         end
63         if (temp == 16'h001F) begin
64             counter <= 0;
65             state <= S5;
66         end
67     end
68     S5:
69     begin
```

```
70         counter <= counter + 1;
71         if(counter == TIMER) begin
72             temp <= (temp << 1) + 1;
73             counter <= 0;
74         end
75         // Case flick
76         if(flick == 1 && temp <= 16'h07FF) begin
77             if(temp == 16'h003F || temp == 16'h07FF) begin
78                 counter <= 0;
79                 state <= S4;
80             end
81         end
82         // Case no flick
83         else begin
84             if(temp == 16'hFFFF) begin
85                 counter <= 0;
86                 state <= S6;
87             end
88         end
89     end
90     S6:
91     begin
92         counter <= counter + 1;
93         if(counter == TIMER) begin
94             temp <= temp >> 1;
95             counter <= 0;
96         end
97         if (temp == 16'h0000) begin
98             counter <= 0;
99             state <= S7;
100         end
101     end
102     S7:
103     begin
104         temp <= 16'hFFFF;
105         counter <= counter + 1;
106         if(counter == TIMER) begin
107             state <= S0;
108             counter <= 0;
109         end
110     end
111     endcase
112 end
113 // Assign output
114 assign lamps = temp;
115
116 endmodule
```

The descriptions for the states have been demonstrated detailed in the designspec file.

## 1.4 Simulation

### 1.4.1 Normal Test

For testing purpose, I will create a testbench file with the below information:

```
1 module boundFlasher_tb;
2     reg clk;
3     reg flick;
4     wire [15:0] lamps;
5
6     boundFlasher UUT (
7         .clk(clk),
8         .flick(flick),
9         .lamps(lamps)
10    );
11    // Create clock
12    always #1 clk = !clk;
13    initial begin
14        // Reset the thing
15        clk = 0;
16        flick = 0;
17        #4;
18
19        // Normal test
20        flick = 1;
21        #4;
22        flick = 0;
23        #40000;
24        $finish;
25    end
26    initial begin
27        $recordfile ("waves");
28        $recordvars ("depth=0", boundFlasher_tb);
29    end
30 endmodule
```

The output of the module will be as below.






Figure 2: Normal Test without kickback.

It can be seen that, in normal condition, the module work well as expected. The waveform has the same shape as in the theory.



(a) Expected Output



(b) Actual Output

Figure 3: Normal Test without additional condition.



### 1.4.2 Additional Condition Testing

Similar methods are employed in this section. Below is the content of the testbench file.

```
1 module boundFlasher_tb;
2     reg clk;
3     reg flick;
4     wire [15:0] lamps;
5
6     boundFlasher UUT (
7         .clk(clk),
8         .flick(flick),
9         .lamps(lamps)
10    );
11    // Create clock
12    always #1 clk = !clk;
13    initial begin
14        // Reset the thing
15        clk = 0;
16        flick = 0;
17        #4;
18
19        // Normal test
20        flick = 1;
21        #4;
22        flick = 0;
23
24        // Slide flick waveform test
25        @(UUT.state == 3) begin
26            #3500;
27            flick = 1;
28        end
29        @(UUT.state == 2) flick = 0;
30        #40000;
31        $finish;
32    end
33    initial begin
34        $recordfile ("waves");
35        $recordvars ("depth=0", boundFlasher_tb);
36    end
37 endmodule
```

And here is the output of the program.






Figure 4: Test with Additional Condition.

Compare between the expected output in the slide with the recent output we will have:



(a) Expected Output



(b) Actual Output

Figure 5: Normal Test without additional condition.

### 1.4.3 Extra Case

In this section, I will create my own test case to see if the system works well as I expected or not. The content below belongs to the testbench file of this test case.

```
1 module boundFlasher_tb;
2     reg clk;
3     reg flick;
4     wire [15:0] lamps;
5
6     boundFlasher UUT (
7         .clk(clk),
8         .flick(flick),
9         .lamps(lamps)
10    );
11    // Create clock
12    always #1 clk = !clk;
13    initial begin
14        // Reset the thing
15        clk = 0;
16        flick = 0;
17        #4;
18
19        // Normal test
20        flick = 1;
21        #4;
22        flick = 0;
23
24        // Myself flick waveform test
25        @(UUT.state == 5) flick = 1;
26        @(UUT.state == 4) flick = 0;
27        @(UUT.state == 5) begin
28            #2000;
29            flick = 1;
30        end
31        @(UUT.state == 4) flick = 0;
32        #40000;
33        $finish;
34    end
35    initial begin
36        $recordfile ("waves");
37        $recordvars ("depth=0", boundFlasher_tb);
38    end
39 endmodule
```

Here is the output picture.




Figure 6: Extra case waveform.

What actually happened is that in state S5 at the beginning, the Flick signal was triggered so that when lamps[5] turned on, it would become the kickback point so that it would go back to state S4. Next, when it came back to state S5, after some delay time, the Flick signal was triggered again at the time lamps[9] turned on. So that when the lamps[10] turned on, it will then become the kickback point and go back to state S4. After all, the system will work normally.

The source code of the problem will be available at: [GitHub](#)