

VIET NAM NATIONAL UNIVERSITY HO CHI MINH CITY
HO CHI MINH CITY UNIVERSITY OF TECHNOLOGY
FACULTY OF COMPUTER SCIENCE AND ENGINEERING



CO3091 - LOGIC DESIGN PROJECT

ASSIGNMENT REPORT
FOUR-WAY TRAFFIC LIGHT

Instructor: PROF. NGUYEN CAO TRI

HO CHI MINH CITY, DECEMBER 2023



Member list

No.	Full name	Student ID
1	Nguyen Khanh Nam	2153599
2	Nguyen Vu Khanh	2153444



Contents

1	Introduction	4
2	Theoretical Basis	5
2.1	How NE555 Module Work	5
2.1.1	Monostable Mode	5
2.1.2	Astable Mode	6
2.2	How SN74LS175N Work	7
2.2.1	Basic Functionality	7
2.2.2	Pin Configuration	7
2.2.3	Operation	7
2.2.4	Applications	8
2.3	How SN74LS193N Work	9
2.3.1	Basic Functionality	9
2.3.2	Pin Configuration	9
2.3.3	Operation	10
2.3.4	Applications	10
2.4	How CD4511BE Work	11
2.4.1	Basic Functionality	11
2.4.2	Pin Configuration	11
2.4.3	Applications	11
2.5	How CD4017BE Work	12
2.5.1	Basic Functionality	12
2.5.2	Pin Configuration	12
2.5.3	Operation	13
2.5.4	Applications	13
3	Implementation	14
3.1	Ideas to solve the problem	14
3.1.1	Simulate NE555 Module	14
3.1.2	Implement signals	14
3.1.3	Implement First-road Traffic	15
3.1.4	Implement Second-road Traffic	18
3.2	Proteus Simulation	20
3.3	Real Life Implementation	24
4	Summary	25

1 Introduction

In the realm of traffic management, the quest for efficient and innovative solutions has led to the exploration of logic design principles in creating a four-way traffic control system. This project delves into the conceptualization, design, and implementation of a traffic control mechanism devoid of conventional technologies. By leveraging the capabilities of specific integrated circuits (ICs) such as SN74LS175N, SN74LS193N, and CD4511BE, the aim was to engineer a traffic control system that operates seamlessly, adheres to predefined sequences, and allows for manual intervention when necessary.

The project introduces two fundamental modes of operation: Automatic and Manual. In the Automatic Mode, the system follows a predetermined sequence, ensuring optimal traffic flow through accurate signal timing. Conversely, the Manual Mode provides a dynamic element, empowering authorities to manually control traffic signals in response to specific situations, such as traffic congestion.

To complement the functionality of the system, a 7-segment display, driven by CD4017BE, was incorporated. This display serves as a visual representation of the countdown sequence, providing a clear and intuitive indication of the changing traffic signal states.

This report outlines the entire process of designing, implementing, and simulating the four-way traffic control system. Through a combination of logic design principles and strategic use of ICs, the project aims to showcase the viability and efficacy of a logic-based approach in the realm of traffic management.




Figure 1: Four-way traffic problem.

2 Theoretical Basis

2.1 How NE555 Module Work

The NE555, or simply 555 timer IC, is an integrated circuit that can be used as a versatile timer or pulse generator. It operates in three modes: **monostable**, **astable**, and **bistable**. The most common modes are monostable and astable.

2.1.1 Monostable Mode

- In monostable mode, the 555 acts as a one-shot pulse generator.
- When triggered (pin 2, TRIG, is brought below $1/3$ of V_{CC}), the 555 produces a single, fixed-width pulse.
- The width of the pulse is determined by an external resistor (R) and capacitor (C) connected to pins 6 (THR) and 2 (TRIG).

The pulse width (t) is given by the equation: $t = 1.1 \times R \times C$.

The time constant (τ) is given by: $\tau = R \times C$.

Operation Steps:

- Upon trigger, the internal flip-flop is set, and the output (pin 3, OUT) goes high.
- The capacitor (C) charges through resistor R .
- When the voltage across C reaches $2/3$ of V_{CC} , the flip-flop resets, and the output goes low.
- The capacitor discharges through an external discharge transistor.

Applications: Monostable mode is often used for generating precise time delays.




Figure 2: NE555 Monostable mode.

2.1.2 Astable Mode

- In astable mode, the 555 functions as an oscillator, producing a continuous square wave.
- The frequency and duty cycle of the output waveform are determined by external resistors (R1, R2) and capacitor (C).

The frequency (f) is given by: $f = \frac{1.44}{(R1+2 \times R2) \times C}$.

The duty cycle (D) is determined by the ratio: $\frac{R2}{R1+2 \times R2}$.

Operation Steps:

- The external resistors R1 and R2, and the capacitor C, set the charging and discharging times.
- The voltage across the capacitor varies between the upper (2/3 Vcc) and lower (1/3 Vcc) thresholds.
- The 555 continuously oscillates between these thresholds.

Applications: Astable mode is commonly used for generating clock pulses, tone generation, or LED flashers.




Figure 3: NE555 Astable mode.

In this assignment, we will use the **Astable Mode** to generate the clock pulse.




Figure 4: NE555 Module in Real Life.

2.2 How SN74LS175N Work

The SN74LS175N is a quad D-type flip-flop IC (Integrated Circuit) from the SN74LS family. It contains four individual D-type flip-flops, each capable of storing a single bit of data.

2.2.1 Basic Functionality

- **Single Flip-Flop:** A D-type flip-flop, or data flip-flop, stores a single bit of data (0 or 1). It has two inputs: Data (D) and Clock (CLK). The output (Q) represents the stored data.
- **Quad Configuration:** The SN74LS175N contains four identical D-type flip-flops (labeled A, B, C, and D). Each flip-flop operates independently of the others.

2.2.2 Pin Configuration

- **Data Inputs (D0-D3):** These pins (4, 5, 12, and 13) are connected to the data inputs of the respective flip-flops (A, B, C, and D).
- **Clock Input (CLK):** Pin 9 (CLK) is the clock input shared by all four flip-flops. A rising or falling edge of the clock triggers the transfer of data to the flip-flops.
- **Master Reset (MR):** Pin 1 (MR) allows to asynchronously reset the internal state of the IC. When the MR input is taken low (logic 0), it forces the flip-flops or registers to a predefined state, often the reset state.
- **Q Outputs (Q0-Q3):** Pins 2, 7, 10, and 15 (Q0, Q1, Q2, and Q3) are the individual Q outputs of the flip-flops.
- **Complementary Outputs ($\overline{Q0} - \overline{Q3}$):** Pins 3, 6, 11, and 14 ($\overline{Q0}$, $\overline{Q1}$, $\overline{Q2}$, and $\overline{Q3}$) provide the complementary outputs of the Q outputs.




Figure 5: SN74LS175N Pins.

2.2.3 Operation

- **Clock Triggered Operation:** On each rising (or falling) edge of the clock (CLK), the data present at the D inputs is transferred to the Q outputs.
- **Independent Operation:** Each flip-flop (A, B, C, D) operates independently, allowing the IC to store four separate bits of data.

2.2.4 Applications

- Data Storage: Used for storing binary data in digital systems.
- Registers: Part of digital registers and memory units in microprocessor-based systems.
- Clocked Circuits: Employed in clocked circuits where data needs to be synchronized with a clock signal.
- Sequential Logic: Forms the building block for sequential logic circuits.

The SN74LS175N provides a convenient way to implement D-type flip-flops in digital circuits, offering versatility and reliability in various applications. In this assignment, it will be used to set values to the SN74LS193N.




Figure 6: SN74LS175N in real life.

2.3 How SN74LS193N Work

The SN74LS193N is a synchronous 4-bit binary up/down counter IC (Integrated Circuit) from the SN74LS family. It's designed to count in both upward (increment) and downward (decrement) directions.

2.3.1 Basic Functionality

- **Binary Counter:** The SN74LS193N is a 4-bit binary counter, meaning it can count in binary from 0 to 15 ($2^4 - 1$).
- **Up/Down Functionality:** It can operate as an up counter (incrementing) or a down counter (decrementing), depending on the control inputs.

2.3.2 Pin Configuration

- **Data Inputs (A, B, C, D):** Pins 15, 1, 10 and 9 (D0, D1, D2, D3) are the data inputs representing the current count value.
- **QA, QB, QC, QD Outputs:** Pins 3, 2, 6, and 7 (QA, QB, QC, QD) are the individual Q outputs representing the binary count.
- **CP_D - Clock Input (Down):** Pin 4, this is the clock input for counting down. The counter advances on the falling edge of the CP_D signal. When a low-to-high transition occurs on CP_D, the counter decrements by one.
- **CP_U - Clock Input (Up):** Pin 5, this is the clock input for counting up. The counter advances on the falling edge of the CP_U signal. When a low-to-high transition occurs on CP_U, the counter increments by one.
- **PL - Parallel Load Input:** Pin 11, when the input is LOW, information present on the Parallel Data inputs (D0 to D3) is loaded into the counter.
- **MR - Master Reset Input:** Pin 14, this is the master reset input. A HIGH signal on the Master Reset input will disable the preset gates, override both Clock inputs, and latch each Q output in the LOW state.
- **The Terminal Count Up (TCU) and Terminal Count Down(TCD) outputs:** Pin 12, 13 are normally HIGH. When a circuit has reached the maximum count state (15 for the LS193), the next HIGH-to-LOW transition of the Count Up Clock will cause TCU to go LOW. TCU will stay LOW until CPU goes HIGH again, thus effectively repeating the Count Up Clock, but delayed by two gate delays. Similar with the TCD.

MODE SELECT TABLE				
MR	PL	CP _U	CP _D	MODE
H	X	X	X	Reset (Asyn.)
L	L	X	X	Preset (Asyn.)
L	H	H	H	No Change
L	H	┐	H	Count Up
L	H	H	┐	Count Down

L = LOW Voltage Level
 H = HIGH Voltage Level
 X = Don't Care
 ┐ = LOW-to-HIGH Clock Transition

Figure 7: Mode select table.




Figure 8: SN74LS193N Pins.

2.3.3 Operation

- **Upward Counting:** The counter increments (counts up) on each rising edge of the clock.
- **Downward Counting:** The counter decrements (counts down) on each rising edge of the clock.
- **Loading Data:** When PL is LOW, the counter loads data from A, B, C, D inputs into the count register on the next clock edge.

2.3.4 Applications

- Digital Counting: Used in digital systems for counting events, pulses, or cycles.
- Sequential Logic: Integral part of sequential logic circuits requiring counting capabilities.
- Frequency Division: Employed in frequency dividers where the output frequency is a fraction of the input frequency.
- Cascade Counting: Cascaded with other counters for extended counting ranges.

The SN74LS193N is a versatile counter IC widely used in digital circuits for various counting applications, providing a convenient solution for binary counting tasks. In this assignment, it will use the data that was sent by the SN74LS175N in the previous section.




Figure 9: SN74LS193N in Real Life.

2.4 How CD4511BE Work

The CD4511BE is a BCD (Binary-Coded Decimal) to 7-segment latch/decoder/driver IC.

2.4.1 Basic Functionality

It is commonly used in digital display applications to convert a 4-bit BCD input into the corresponding 7-segment display outputs.

2.4.2 Pin Configuration

- **Data Inputs (A, B, C, D):** Pins 7, 1, 2, 6 are accordingly data inputs that accept a 4-bit binary-coded decimal (BCD) input (0 to 9 in binary) to represent a decimal digit.
- **The 7-segment outputs (a, b, c, d, e, f, g):** Pins 13, 12, 11, 10, 9, 15, and 14, outputs for driving a 7-segment display.
- **The Lamp Test (\overline{LT}):** Pin 3, this input, when low, enables the lamp test mode, lighting all LEDs.
- **The Blanking (\overline{BL}):** Pin 4, when this input is low, all LEDs are turned off.
- **The Latch Enable or Strobe input (LE/\overline{STB}):** Pin 5, when this input is high, the BCD input data is latched.




Figure 10: CD4511BE Pins.

2.4.3 Applications

- **Digital Displays:** Used in digital displays for applications like digital clocks, calculators, etc.
- **Counters and Timers:** Utilized in counting and timing circuits for displaying numerical values.
- **Instrumentation:** Integrated into various digital instrumentation systems.
- **Cascading Multiple ICs:** The BI (Blanking Input)3 pins allow multiple CD4511BE ICs to be cascaded for applications that require extended BCD counting or more digits in the display.

The CD4511BE simplifies the process of interfacing a BCD input with a 7-segment display, making it a convenient choice for numeric display applications. Proper control of latch and blanking signals is crucial for accurate and glitch-free display operation.




Figure 11: CD4511BE in Real Life.

2.5 How CD4017BE Work

The CD4017BE is a decade counter/divider IC that is commonly used in electronic circuits for sequential counting applications. It's a member of the CD4000 series of integrated circuits (ICs). Let's explore its basic functionality, pin configuration, operations, and applications:

2.5.1 Basic Functionality

The CD4017BE is commonly used in electronic circuits where sequential counting is required, such as LED chasers, digital clocks, timers, etc...

2.5.2 Pin Configuration

- **Output pins Q0 to Q9:** Pin 1, 2, 3, 4, 5, 6, 7, 9, 10, 11. These pins are the output dedicate Q0 to Q9. Note that these pins are not in order direction with the order from Q0 to Q9.
- **Carry Out (\overline{CO}):** Pin 12,
- **Clock Enable (\overline{EN}):** Pin 13,
- **Clock (CLK):** Pin 14,
- **Master Reset (MR):** Pin 15,




Figure 12: CD4017BE Pins.

2.5.3 Operation

- **Clocking:** The CD4017BE counts on the rising edge of the clock signal applied to the Clock (CLK) input.
- **Decoding Outputs:** The Q0 to Q9 outputs represent the decimal values 0 to 9, and they go HIGH sequentially as the counter advances.
- **Reset Operation:** The counter can be reset to 0 by bringing the Reset (RESET) input LOW.

2.5.4 Applications

- **Sequential LED Chasers:** Used in LED chaser circuits where LEDs light up sequentially.
- **Decade Counters:** Ideal for applications requiring a decade counter, such as timers and frequency dividers.
- **Digital Dice:** Employed in electronic dice circuits where the numbers on the dice are sequentially displayed.
- **Frequency Dividers:** Used in frequency divider circuits to divide the input frequency by 10.
- **Automated Lighting Systems:** Integrated into lighting control circuits for sequential lighting patterns.

The CD4017BE is a versatile and widely used IC in digital electronics, providing a straightforward solution for sequential counting applications. Its ease of use and versatility make it suitable for various hobbyist and educational projects.




Figure 13: CD4017BE in Real Life.

3 Implementation

3.1 Ideas to solve the problem

3.1.1 Simulate NE555 Module

Creating the NE555 module is a fundamental step that involves generating a stable clock signal. Using the theory on the above, we will have the following module in proteus:




Figure 14: NE555 with Astable Mode.

3.1.2 Implement signals

In the upcoming phase of the project, we aim to incorporate two operational modes: **Automatic** and **Manual**. The Automatic mode signifies the regular operation based on predefined time durations. Conversely, the Manual mode comes into play in scenarios such as traffic congestion, allowing manual intervention by the police to modify the LED signals and avoid traffic jams. We will use a switch so that we can change each mode easily.




Figure 15: Mode Selection.

The CD4017BE is a decade counter/divider IC (integrated circuit) that is commonly used in electronic circuits. It has 10 output pins (Q0 through Q9) that sequentially turn high in response to clock pulses. The CD4017BE advances its count on each clock pulse, but it's important to note that it starts counting from a reset state when power is applied.

To prevent the first clock pulse from affecting the count, it is often necessary to include a reset circuit or a mechanism to ensure that the counter begins counting from a known state. If you allow the first clock pulse to trigger the counter without resetting it, the initial state of the counter might be unpredictable.

In our project, when operating in automatic mode, it is necessary to verify whether any outputs of the SN74LS175N are set. If none are set, the clock of the CD4017BE will be deactivated; otherwise, it will be activated as soon as active output is detected from the SN74LS175N.




Figure 16: Reset signal.

3.1.3 Implement First-road Traffic

Configuring the duration of the LEDs based on their colors is a pivotal aspect of this assignment. Our team aims to achieve this by employing D Flip-Flops. The sequence is designed to transition from an initial state of **xxxx** to **1000** (representing the number 8) with the first clock pulse. Subsequently, upon the next clock pulse, the sequence shifts from **1000** to **0101** (number 5). This progression continues, with each subsequent clock pulse leading to transitions from **0101** to **0011** (number 3) and eventually returning from **0011** to **1000** (number 8). We can achieve this by using the K-map method. Here is the transition table:

- We want that Red (8s) => Green (5s) => Yellow (3s) => Red(8s)
- Transition table: 1000 (8) => 0101 (5) => 0011 (3)

Q0	Q1	Q2	Q3	D0	D1	D2	D3
X	X	X	X	0	0	0	1
0	0	0	1	1	0	1	0
1	0	1	0	1	1	0	0
1	1	0	0	0	0	0	1

XXXX represents the others.

Figure 17: Transition Table.

Then, we will have the truth table for D0 as follow:

A	B	C	D	0	1
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0	0	0
0	0	1	1	0	0
0	1	0	0	0	0
0	1	0	1	0	0
0	1	1	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	0	1	0	0
1	0	1	0	0	0
1	0	1	1	0	0
1	1	0	0	0	0
1	1	0	1	0	0
1	1	1	0	0	0
1	1	1	1	0	0

Figure 18: Truth table for D0.

After having the truth table of D0, we will use the K-map method to solve it. After all, we will receive the equation of D0 as follow:

$$D_0 = \overline{Q_0}.\overline{Q_1}.\overline{Q_2}.Q_3 + Q_0.\overline{Q_1}.Q_2.\overline{Q_3}$$

Doing the same thing with D1, D2 and D3. In summary, we will receive four specific equation so that the transition will be as we expected before. Here are the equations:

$$D_0 = \overline{Q_0}.\overline{Q_1}.\overline{Q_2}.Q_3 + Q_0.\overline{Q_1}.Q_2.\overline{Q_3}$$

$$D_1 = Q_0.\overline{Q_1}.Q_2.\overline{Q_3}$$

$$D_2 = \overline{Q_0}.\overline{Q_1}.\overline{Q_2}.Q_3$$

$$D_3 = Q_1 + \overline{Q_0}.\overline{Q_3} + Q_2.Q_3 + Q_0.\overline{Q_2}$$

Now, just implement the above equations in Proteus and see the result.




Figure 19: Setting D0 to D3 to meet conditions.

Using three designated ICs as outlined in the preceding section, namely **SN74LS175N**, **SN74LS193N**, and **CD4511BE**, we have the capability to emulate a 7-segment signal. This signal initiates from 8, undergoes a countdown, transitions to 5, repeats the countdown, further changes to 3, continues the countdown, and cyclically returns to 8.




Figure 20: Implement the 7-segment led for the first road.

After finishing developing the 7-segment signal for the first road, we will then go to the next step is to configure the traffic light. Using the IC CD4017 to leverage its Sequential LED Chasers application. Here is how we simulate it in Proteus:




Figure 21: Implement the first road.

In the **Automatic Mode**, the triggering of the CLK signal in CD4017BE is contingent upon receiving the signal from CD1. CD1 is activated solely when the SN74LS193N reaches a countdown of 0 in our simulation. Another scenario in this mode involves the CLK being activated upon receiving a Reset signal, specifically designated to manage the first clock pulse signal from NE555.

In the **Manual Mode**, the CLK signal will be triggered only when we press the button. It means that every time we press, we can change the light signal of the road. That is why it is called "Manual".

In conclusion, the outcome will unfold as follows: The red light will persist for 8 seconds, transitioning to green light for 5 seconds, and concluding with 3 seconds of yellow light. In the Manual mode, each press of the button will bring about a change in the light signal. Now we will changing to the other road.

3.1.4 Implement Second-road Traffic

First of all is to configure the 7-segment led signal for this road. The idea is the same with the above. However, the transition table is different because this road will start with different state from the above. Here is the transition table for this road:

- We want that Green (5s) => Yellow (3s) => Red (8s) => Green(5s)
- Transition table: 1000 (8) => 0101 (5) => 0011 (3)

Q0	Q1	Q2	Q3	D0	D1	D2	D3
X	X	X	X	1	0	1	0
1	0	1	0	1	1	0	0
1	1	0	0	0	0	0	1
0	0	0	1	1	0	1	0

XXXX represents the others.

Figure 22: Transition table for Second-road.

And we also have the truth table for D0 of this road as:

A	B	C	D	0	1
0	0	0	0	0	1
0	0	0	1	0	1
0	0	1	0	0	1
0	0	1	1	0	1
0	1	0	0	0	1
0	1	0	1	0	1
0	1	1	0	0	1
0	1	1	1	0	1
1	0	0	0	0	1
1	0	0	1	0	1
1	0	1	0	0	1
1	0	1	1	0	1
1	1	0	0	1	0
1	1	0	1	1	0
1	1	1	0	1	0
1	1	1	1	1	0

Figure 23: Truth table for D0 of Second-road.

Apply the same with D1, D2, D3. Using k-map, we will have the following:

$$D0 = \overline{Q0} + \overline{Q1} + Q2 + Q3$$

$$D1 = Q0.\overline{Q1}.Q2.\overline{Q3}$$

$$D2 = \overline{Q0} + Q3 + \overline{Q1}.Q2 + Q1.Q2$$

$$D3 = Q0.Q1.\overline{Q2}.\overline{Q3}$$

Here is how we implement those equations in Proteus:




Figure 24: Setting D00 to D03 to meet conditions.

By utilizing three specific ICs, as discussed in the above section, namely SN74LS175N, SN74LS193N, and CD4511BE, we can simulate the 7-segment signal. It will initially display the number 5 and then count down. Subsequently, it will transition to 3 and count down, followed by changing to 8 and counting down. The cycle repeats, ultimately returning to the number 5.




Figure 25: Implement the 7-segment led for the second road.

Proceeding to the subsequent phase involves configuring the signals for the LEDs. Since our group designated the previous road as the primary one, the light signals on this secondary road are depend on the signals from the main road. In the **Automatic Mode**, we can define the signals according to the established theory. However, in the **Manual Mode**, the signals are now reliant on those of the main road.

For detail, in **Manual Mode**, if the led signals in the main road is RED, this road should be GREEN and vice versa. For the YELLOW, both of the roads will have the same color.




Figure 26: Implement the second road.

And that is the end of our implementation of the problem "Four-way Traffic Light". For detail output, moving to the next section.

3.2 Proteus Simulation

First of all, we will check out our **Automatic Mode**. In this mode, there are 4 states namely: RED-GREEN, RED-YELLOW, GREEN-RED, YELLOW-RED. And here are the outputs of our implementation in Automatic Mode.




Figure 27: State RED-GREEN.




Figure 28: State RED-YELLOW.




Figure 29: State GREEN-RED.




Figure 30: State YELLOW-RED.

In summary, the Automatic Mode work correctly as our group expected. Next is to check the **Manual Mode** of the project. In this mode, there will be three different states. They are RED-GREEN, YELLOW-YELLOW and GREEN-RED. Here are the output of our simulation on Proteus:




Figure 31: State: RED-GREEN.




Figure 32: State: YELLOW-YELLOW.




Figure 33: State: GREEN-RED.

In the end, our simulation not only met but exceeded our expectations. The designed scenario unfolded just as we had envisioned, underscoring the success of our planning and execution. Every aspect of the simulation fell neatly into place, affirming a smooth and accurate representation of our initial projections.

3.3 Real Life Implementation




Figure 34: Real life implementation.




Figure 35: Real life implementation.

Here is the link to the video of implementation: [Video](#)

4 Summary

In this project, our group successfully implemented a four-way traffic control system using only logic design principles. The primary goal was to create an efficient and reliable traffic management system without the need for complex components. Leveraging the capabilities of specific integrated circuits (ICs), such as SN74LS175N, SN74LS193N, and CD4511BE, our group designed a robust control mechanism.

The system operates in two modes: Automatic and Manual. In Automatic Mode, the traffic signals follow a predefined sequence, ensuring smooth traffic flow based on set durations. Meanwhile, Manual Mode provides flexibility for manual intervention, allowing authorities to manage traffic situations such as jams effectively.

To enhance the system's functionality, our group incorporated a 7-segment display to visually represent the countdown sequence. This display, driven by CD4017BE, accurately reflects the changing signal states, providing a clear indication of the traffic pattern.

The successful simulation demonstrated the seamless integration of logic design principles, IC functionalities, and manual control features. This project not only showcases the practical application of logic circuits in traffic management but also serves as a testament to the effectiveness of our design and implementation.

If you have any question about the project, cotact us via: nam.nguyenolkmphy@hcmut.edu.vn

Here are the link to access our simulation on Proteus: [GitHub](#).

