














- 01.SchDoc
- 02.SchDoc
- 03.SchDoc
- 04.SchDoc
- 05.SchDoc
- 06.SchDoc
- 07.SchDoc
- 08.SchDoc
- 09.SchDoc
- 10.SchDoc

MHole3.2mm MHole3.2mm



			Title:	
A4	Number:	GigaBee FPGA Module TE0600-02		Rev. 02
Datum: 2012-09-14		Zeichner: Trenz Electronic GmbH / TT		Blatt 1 von 11
Filename:		00.SchDoc		



			Title:	
A4	Nummer:	GigaBee FPGA Module TE0600-02		Rev. 02
Datum: 2012-09-14		Zeichner: Trenz Electronic GmbH / TT		Blatt 2 von 11
Filename:		01.SchDoc		

1

2

3

4

A

A

B


B

C

C

D

D



Title:		
A4	Nummer: GigaBee FPGA Module TE0600-02	Rev. 02
Datum: 2012-09-14	Zeichner: Trenz Electronic GmbH / TT	Blatt 3 von 11
Filename: 02.SchDoc		

Trace widths should be 3 to 5 mils.  
Trace spacing should be three times the trace width.  
Signals must not be routed over splits or voids.  
Routing of differential pairs adjacent to noisy signal lines or high-speed switching devices such as clock chips should be avoided.  
The spacing between differential clocks/strobes and other signals on the same PCB layer should be 20 mil. The 20 mil spacing should be maintained when using serpentine routing for length matching.  
Differential clocks/strobes are to be routed as 1000 differential signals. The clock pairs must be routed on the same PCB layer with no layer changes or hops after the initial pad to via breakout.  
The Data (DQ), Data Mask (DM), and Data Strobe (DQS) signals should receive the highest priority (that is, routed first), because they are the highest speed DDR signals. DQ, DM, and DQS signals should be routed in a data group (per byte). Each group should have similar loading and routing to maintain timing and signal integrity. The provided spacing should be 20 mil between a data group and any other signals.  
DQS signals should be isolated from other signals by 20 mil to avoid crosstalk. There should be a maximum of  $\pm 25$  ps electrical delay ( $\pm 150$  mil) between any DQ/DM and its associated DQS strobe.  
A data group should be referenced to a GROUND plane.  
DQ bit swapping at the memory interface is permitted to facilitate layout.  
Swapping should only be done within a data group.  
DQS to DQS\_N trace lengths should be matched ( $\pm 10$  mil).  
Memory terminations (if external terminations are used) should be placed after the associated memory component in a fly-by fashion.  
For 16-bit DDR devices, the LDQS/LDQS\_N and UDQS/UDQS\_N trace lengths should be matched within  $\pm 25$  ps of the electrical delay ( $\pm 150$  mil).  
When the data groups have been routed, the next highest priority is the differential clock (CK / CK\_N). The clock should be routed first because all address and control trace length matching must be referenced to the differential clock PCB trace length, which might need to be adjusted as the layout task proceeds.  
CK to CK\_N trace lengths must be matched ( $\pm 10$  mil).  
CK and DQS trace lengths must be matched ( $\pm 250$  mil) to maximize setup and hold margins.  
There must be a maximum  $\pm 50$  ps electrical delay ( $\pm 300$  mil) between any address/control signals and the associated CK and CK\_N differential clock FPGA output.  
Address and control signals can be referenced to a POWER plane if a GROUND plane is not next to this group of signals in the PCB stack-up.  
To avoid crosstalk, address and command signals should be kept on a different routing layer from DQ, DQS, and DM.  
Differential clock terminations (if external terminations are used) must be located as close as possible to the load, after the clock pads of the PCB. PCB trace lengths used in trace length matching must exclude the CLINE length of the PCB trace from memory ball to terminating resistor.

Classnames:  
S60-15 uses 1.5V or GND plane as reference  
D100-15 uses 1.5V or GND plane as reference  
  
S60-25 uses 2.5V or GND plane as reference  
D100-25 uses 2.5V or GND plane as reference  
  
S60-IO uses VCCIO0 or GND plane as reference  
D100-IO uses VCCIO0 or GND plane as reference  
  
S60-33 uses 3.3V or GND plane as reference  
D100-33 uses 3.3V or GND plane as reference

AV0 = 0 -> commercial AV0 = 1 -> Industrial


AV3 AV2 AV1

0	0	0		2 x 128 MBit, speedgrade 2
0	0	1		2 x 128 MBit, speedgrade 3
0	1	0		2 x 512 MBit, speedgrade 3


BR3 BR2 BR1 BR0

1	1	1	1		-01 Initial revision
1	1	1	0		-02


#### Assembly Variants




#### Board Revisions



Enable pullups in FPGA


	Title:		
	A4	Nummer: GigaBee FPGA Module TE0600-02	Rev. 02
	Datum: 2012-09-14	Zeichner: Trenz Electronic GmbH / TT	Blatt 4 von 11
	Filename: 03.SchDoc		



Title:		
A4	Nummer: GigaBee FPGA Module TE0600-02	Rev. 02
Datum: 2012-09-14	Zeichner: Trenz Electronic GmbH / TT	Blatt 5 von 11
Filename: 04.SchDoc		



B2B\_Bank2 S50-33



Route all possible as diffpair to B2B

USC

BANK2

AA11 VCCO\_2  
AA15 VCCO\_2  
AA19 VCCO\_2  
AA3 VCCO\_2  
AA7 VCCO\_2  
T13 VCCO\_2  
T9 VCCO\_2  
V12 VCCO\_2  
V16 VCCO\_2  
V8 VCCO\_2  
W5 VCCO\_2

IO\_L23P\_2/NC  
IO\_L23N\_2/NC  
IO\_L29P\_GCLK3\_2  
IO\_L29N\_GCLK2\_2  
IO\_L30P\_GCLK1\_D13\_2  
IO\_L30N\_GCLK0\_USRCLK\_2  
IO\_L31P\_GCLK31\_D14\_2  
IO\_L31N\_GCLK30\_D15\_2  
IO\_L32P\_GCLK29\_2  
IO\_L32N\_GCLK28\_2  
IO\_L40P\_2/NC  
IO\_L40N\_2/NC  
IO\_L41P\_2  
IO\_L41N\_VREF\_2  
IO\_L42P\_2  
IO\_L42N\_2  
IO\_L43P\_2  
IO\_L43N\_2  
IO\_L44P\_2/NC  
IO\_L44N\_2/NC  
IO\_L45P\_2  
IO\_L45N\_2  
IO\_L46P\_2/NC  
IO\_L46N\_2/NC  
IO\_L47P\_2/NC  
IO\_L47N\_2/NC  
IO\_L48P\_D7\_2  
IO\_L48N\_RDWR\_B\_VREF\_2  
IO\_L49P\_D3\_2  
IO\_L49N\_D4\_2  
IO\_L50P\_2/NC  
IO\_L50N\_2/NC  
IO\_L51P\_2/NC  
IO\_L51N\_2/NC  
IO\_L52P\_2/NC  
IO\_L52N\_2/NC  
IO\_L53P\_2/NC  
IO\_L53N\_2/NC  
IO\_L54P\_2/NC  
IO\_L54N\_2/NC  
IO\_L57P\_2  
IO\_L57N\_2  
IO\_L58P\_2  
IO\_L58N\_2  
IO\_L59P\_2/NC  
IO\_L59N\_2/NC  
IO\_L60P\_2/NC  
IO\_L60N\_2/NC  
IO\_L62P\_D5\_2  
IO\_L62N\_D6\_2  
IO\_L63P\_2/NC  
IO\_L63N\_2/NC  
IO\_L64P\_D8\_2  
IO\_L64N\_D9\_2  
IO\_L65P\_INIT\_B\_2  
IO\_L65N\_CS0\_B\_2

fixed CCLK Y21  
fixed B2B\_B2\_L2\_PAA21  
fixed B2B\_B2\_L2\_NAB21  
fixed MISO AA20  
fixed MOSI AB20  
B2B\_B2\_L4\_P T18  
B2B\_B2\_L4\_N T17  
B2B\_B2\_L5\_P Y19  
B2B\_B2\_L5\_N AB19  
B2B\_B2\_L6\_P W18  
B2B\_B2\_L6\_N Y18  
PHY\_TXD4 T16  
PHY\_RESET T15  
B2B\_B2\_L8\_P U17  
B2B\_B2\_L8\_N U16  
B2B\_B2\_L9\_P V19  
B2B\_B2\_L9\_N V18  
B2B\_B2\_L10\_P R16  
B2B\_B2\_L10\_N R15  
B2B\_B2\_L11\_P V17  
B2B\_B2\_L11\_N W17  
fixed MISO2 U14  
fixed MISO3 U13  
PHY\_TXD6 U15  
PHY\_TXD0 AA18  
PHY\_TXER AB18  
B2B\_B2\_L15\_P Y17  
B2B\_B2\_L15\_N AB17  
PHY\_TXD7 AA14  
PHY\_TXD1 AB14  
Y16  
W15  
V13  
W13  
AA16  
AB16  
W14  
Y14  
Y15  
AB15  
T12  
U12

XC6SLX45-2FGG484C

NC25

NC75

NC25

NC75

NC25

NC75

NC25

NC75

NC25

NC75

NC25

NC75

NC25

NC75

NC25

NC75

NC25

NC75

NC25

NC75

NC25

NC75

NC25

NC75

NC25

NC75

NC25

NC75

T14 PHY\_CRS  
R13 PHY\_COL  
W12 PHY\_TXCLK fixed on P\_CLK  
Y12 B2B\_B2\_L29\_N  
Y13 CLK\_P fixed on P\_CLK, keep clk\_p and clk\_n off diffpair  
AB13  
AA12 PHY\_125 fixed on P\_CLK  
AB12 B2B\_B2\_L31\_N  
Y11 PHY\_RXCLK fixed on P\_CLK  
AB11 B2B\_B2\_L32\_N  
R11 PHY\_GTXCLK  
T11 MAC\_DATA  
AA10 B2B\_B2\_L41\_P  
AB10 B2B\_B2\_L41\_N  
V11 B2B\_B2\_L42\_P  
W11 B2B\_B2\_L42\_N  
Y9 B2B\_B2\_L43\_P  
AB9 B2B\_B2\_L43\_N  
W10 B2B\_B2\_L44\_P  
Y10 B2B\_B2\_L44\_N  
AA8 B2B\_B2\_L45\_P  
AB8 B2B\_B2\_L45\_N  
W8 PHY\_RXD1  
V7 PHY\_RXD4  
W9 PHY\_RXD6  
Y8 PHY\_RXER  
Y7 B2B\_B2\_L48\_P  
AB7 B2B\_B2\_L48\_N  
AA6 B2B\_B2\_L49\_P  
AB6 B2B\_B2\_L49\_N  
U9 PHY\_RXD3  
V9 WDI  
T8  
U8  
T10  
U10  
W6  
Y6  
Y5  
AB5  
AA4 B2B\_B2\_L57\_P  
AB4 B2B\_B2\_L57\_N  
Y3 PHY\_RXD0  
AB3 PHY\_MDIO  
R9 B2B\_B2\_L59\_P  
R8 B2B\_B2\_L59\_N  
T7 B2B\_B2\_L60\_P  
R7 B2B\_B2\_L60\_N  
W4 PHY\_RXD2  
Y4 PHY\_RXDV  
U6 PHY\_RXD7  
V5 PHY\_RXD5  
AA2 PHY\_MDC  
AB2 PHY\_INT  
T6 INIT fixed  
T5 CS0\_B fixed

PHY\_Global

PHY\_125

PHY\_TX

PHY\_RX

PHY\_TXEN  
PHY\_TXCLK  
PHY\_TXER  
PHY\_TXD0  
PHY\_TXD1  
PHY\_TXD2  
PHY\_TXD3  
PHY\_TXD4  
PHY\_TXD5  
PHY\_TXD6  
PHY\_TXD7  
PHY\_GTXCLK

PHY\_RXCLK  
PHY\_RXER  
PHY\_RXDV  
PHY\_RXD0  
PHY\_RXD1  
PHY\_RXD2  
PHY\_RXD3  
PHY\_RXD4  
PHY\_RXD5  
PHY\_RXD6  
PHY\_RXD7

PHY\_Other

PHY\_MDIO  
PHY\_MDC  
PHY\_INT  
PHY\_RESET  
PHY\_LED\_TX  
PHY\_LED\_RX  
PHY\_L10  
PHY\_CRS  
PHY\_COL

Don't use pins, which are marked NC100



Title:

A4

Number: GigaBee FPGA Module  
TE0600-02

Rev.

02

Datum: 2012-09-14


Zeichner: Trenz Electronic GmbH / TT

Blatt 6 von 11

Filename:









05.SchDoc














Phy Address 00111  
 Advertise Pause  
 Auto Neg, advertise all caps, prefer slave  
 Auto crossover, 125clk enabled  
 GMII to copper, Fiber autotdetect disabled  
 Sleep mode disabled  
 MDC/MDIO, Active Low interrupt, 50 Ohm SERDES



Title:		
A4	Number: GigaBee FPGA Module TE0600-02	Rev. 02
Datum: 2012-09-14	Zeichner: Trenz Electronic GmbH / TT	Blatt 9 von 11
Filename: 08.SchDoc		



Placeholder for user clock oscillator



Title:		
A4	Nummer: <b>GigaBee FPGA Module TE0600-02</b>	Rev. <b>02</b>
Datum: <b>2012-09-14</b>	Zeichner: <b>Trenz Electronic GmbH / TT</b>	Blatt <b>10</b> von <b>11</b>
Filename: <b>09.SchDoc</b>		

