





	1	2	3	4	
Α	switching devices such as clock chips should be The spacing between differential clo PCB layer should be 20 mil. The 20 mil sp serpentine routing for length matchin Differential clocks/strobes are to be clock pairs must be routed on the same PCB the	its or voids. ent to noisy signal lines or high-speed e avoided. ocks/strobes and other signals on the same pacing should be maintained when using	Classnames: S60-15 uses 1.5V or GND plane as referen D100-15 uses 1.5V or GND plane as refere S60-25 uses 2.5V or GND plane as referen D100-25 uses 2.5V or GND plane as referen S60-IO uses VCCIOO or GND plane as referen D100-IO uses VCCIOO or GND plane as referen S60-33 uses 3.3V or GND plane as referen	ence nce ence rence erence erence	A
	initial pad to via breakout. The Data (DQ), Data Mask (DM), and Data Strobe (DQS) signals should receive the		D100-33 uses 3.3V or GND plane as refere	ence	\vdash
В	highest priority (that is, routed first), bec DQ, DM, and DQS signals should be ro should have similar loading and routi The provided spacing should be 20 mi signals. DQS signals should be isolated from There should be a maximum of ±25 ps DQ/DM and its associated DQS strobe. A data group should be referenced to DQ bit swapping at the memory interf Swapping should only be done within a data gro DQS to DQS_N trace lengths should be	cause they are the highest speed DDR signals. outed in a data group (per byte). Each group ing to maintain timing and signal integrity. il between a data group and any other other signals by 20 mil to avoid crosstalk. electrical delay (±150 mil) between any o a GROUND plane. face is permitted to facilitate layout. oup.	AV0 = 0 -> commercial AV0 = 1 -> Industrial AV3 AV2 AV1 0 0 0 2 x 128 MBit, speedgrade 2	Assembly Variants AV0	В
	associated memory component in a fly- For 16-bit DDR devices, the LDQS/LDQ should be matched within ±25 ps of th When the data groups have been routed differential clock	QS_N and UDQS/UDQS_N trace lengths he electrical delay (±150 mil).	0 0 1 2 x 128 MBit, speedgrade 2 0 0 1 2 x 128 MBit, speedgrade 3 0 1 0 2 x 512 MBit, speedgrade 3		
С	trace length matching must be referenced to the di might need to be adjusted as the layout task pro CK to CK N trace lengths must be mat CK and DQS trace lengths must be mat margins. There must be a maximum ±50 ps elect address/control signals and the assoc output. Address and control signals can be r plane is not next to this group of signals To avoid crosstalk, address and comma routing layer from DQ, DQS, and DM.	ifferential clock PCB trace length, which oceeds. tched (±10 mil). tched (±250 mil) to maximize setup and hold trical delay (±300 mil) between any ciated CK and CK_N differential clock FPGA referenced to a POWER plane if a GROUND	BR3 BR2 BR1 BR0 1 1 1 1 -01 Initial revision 1 1 0 -02	Board Revisions NetTie1 BR0 BR1 BR2 BR3	С
D	close as possible to the load, after used in trace length matching must exclude the ball to terminating resistor.	the clock pads of the PCB. PCB trace lengths he CLINE length of the PCB trace from memory	Filename:		D
	1	2	3	4	













