All Programmable Low-End Portfolio Product Tables and Product Selection Guide











Spartan-6 FPGAs

Spartan®-6 LX FPGAs

Optimized for Lowest-Cost Logic, DSP, and Memory (1.2V, 1.0V)

Spartan-6 LXT FPGAs

Optimized for Lowest-Cost Logic, DSP, and Memory with High-Speed Serial Connectivity (1.2V)

	Part Number	XC6SLX4	XC6SLX9	XC6SLX16	XC6SLX25	XC6SLX45	XC6SLX75	XC6SLX100	XC6SLX150	XC6SLX25T	XC6SLX45T	XC6SLX75T	XC6SLX100T	XC6SLX150T
Logic Resources	Slices ⁽¹⁾	600	1,430	2,278	3,758	6,822	11,662	15,822	23,038	3,758	6,822	11,662	15,822	23,038
	Logic Cells ⁽²⁾	3,840	9,152	14,579	24,051	43,661	74,637	101,261	147,443	24,051	43,661	74,637	101,261	147,443
	CLB Flip-Flops	4,800	11,440	18,224	30,064	54,576	93,296	126,576	184,304	30,064	54,576	93,296	15,822	184,304
	Maximum Distributed RAM (Kb)	75	90	136	229	401	692	976	1,355	229	401	692	976	1,355
Memory Resources	Block RAM (18 Kb each)	12	32	32	52	116	172	268	268	52	116	172	268	268
	Total Block RAM (Kb) (3)	216	576	576	936	2,088	3,096	4,824	4,824	936	2,088	3,096	4,824	4,824
Clock Resources C	Clock Management Tiles (CMT) (4)	2	2	2	2	4	6	6	6	2	4	6	6	6
I/O Resources	Maximum Single-Ended Pins	132	200	232	266	358	408	480	576	250	296	348	498	540
I/O Resources	Maximum Differential Pairs	66	100	116	133	179	204	240	288	125	148	174	1,662 15,822 4,637 101,261 3,296 126,576 692 976 172 268 3,096 4,824 6 6 348 498 174 249 132 180 1 1 4 4 8 8 -3, -3N -2, -3, -3N -3, -3N -2, -3, -3N	270
	DSP48A1 Slices (5)	8	16	32	38	58	132	180	180	38	58	132	180	180
Embedded Hard IP	Endpoint Block for PCI Express®	-	_	_	_	_	_	_	_	1	1	1	1	1
Resources	Memory Controller Blocks	0	2	2	2	2	4	4	4	2	2	4	4	4
	GTP Low-Power Transceivers	_	_	_	_	_	_	_	_	2	4	8	8	8
Speed Grades	Commercial ⁽¹⁰⁾	-1L, -2, -3	-1L, -2, -3, -3N	-2, -3, -3N	-2, -3, -3N	-2, -3, -3N	-2, -3, -3N	-2, -3, -3N						
speed Grades	Industrial ⁽¹⁰⁾	-1L, -2, -3	-1L, -2, -3, -3N	-2, -3, -3N	-2, -3, -3N	-2, -3, -3N	-2, -3, -3N	-2, -3, -3N						
Configuration	Configuration Memory (Mb)	2.7	2.7	3.7	6.4	11.9	19.6	26.5	33.8	6.4	11.9	19.6	26.5	33.8

Package	Body Area					Maximur	n User I/O: Sele	ectIO™ Interface	Pins (GTP Tran	sceivers) ⁽⁶⁾				
Chip Scale Packa	ages (CPG): Pb-fre	e, wire-bond, ch	ip scale BGA (0	.5 mm ball space	cing)									
CPG196 ⁽⁷⁾	8 x 8 mm	106	106	106										
TQFP Packages (TQG): Pb-free, thin QFP (0.5 mm lead spacing)														
TQG144 ⁽⁷⁾	20 x 20 mm	102	102											
Chip Scale Packa	Chip Scale Packages (CSG): Pb-free, wire-bond, chip scale BGA (0.8 mm ball spacing)													
CSG225 ⁽⁸⁾	13 x 13 mm	132	160	160										
CSG324	15 x 15 mm		200	232	226	218				190 (2)	190 (4)			
CSG484 ⁽⁹⁾	19 x 19 mm					320	328	338	338		296 (4)	292 (4)	296 (4)	296 (4)
BGA Packages (F	TG): Pb and Pb-fr	ee, wire-bond, f	ine-pitch thin E	3GA (1.0 mm ba	II spacing)									
FT(G)256	17 x 17 mm		186	186	186									
BGA Packages (F	GG): Pb and Pb-f	ree, wire-bond,	fine-pitch BGA	(1.0 mm ball sp	acing)									
FG(G)484 ⁽⁹⁾	23 x 23 mm				266	316	280	326	338	250 (2)	296 (4)	268 (4)	296 (4)	296 (4)
FG(G)676	27 x 27 mm					358	408	480	498			348 (8)	376 (8)	396 (8)
FG(G)900	31 x 31 mm								576				498 (8)	540 (8)
Note: 4 Feet	slice contains f						•		-		-			XMP071 (v1.2)

Notes: 1. Each slice contains four LUTs and eight flip-flops.

- 2. Spartan-6 FPGA logic cell ratings reflect the increased logic capacity offered by the new 6-input LUT architecture.
- 3. Block RAM are fundamentally 18Kb in size. Each block can also be used as two independent 9 Kb blocks.
- 4. Each CMT contains two DCMs and one PLL.
- 5. Each DSP48A1 slice contains an 18x18 multiplier, an adder, and an accumulator.
- 6. The LX device pinouts are not compatible with the LXT device pinouts.
- 7. CPG196 and TQG144 do not have memory controller support. -3N is not available for these packages.
- 8. CSG225 has X8 memory controller support in the LX9 and LX16 devices. There is no memory controller in the LX4 devices.
- 9. Devices in the FG(G)484 and CSG484 packages have support for two memory controllers.
- 10. Devices with -3N speed grade do not support MCB functionality.

Artix-7 FPGAs

Artix®-7 FPGAs

Optimized for Lowest Cost and Lowest Power Applications (1.0V, 0.95V, 0.9V)

		Part Number	XC7A15T	XC7A35T	XC7A50T	XC7A75T	XC7A100T	XC7A200T		
Logic Resources		Logic Cells	16,640	33,280	52,160	75,520	101,440	215,360		
		Slices	2,600	5,200	8,150	11,800	15,850	33,650		
		CLB Flip-Flops	20,800	41,600	65,200	94,400	126,800	269,200		
	Maximum D	Distributed RAM (Kb)	200	400	600	892	1,188	2,888		
Memory Resources	Block RAM/FIFO	w/ ECC (36 Kb each)	25	50	75	105	135	365		
Resources	T	otal Block RAM (Kb)	900	1,800	2,700	3,780	4,860	13,140		
Clock Resources	CMTs	s (1 MMCM + 1 PLL)	5	5	5	6	6	10		
I/O Resources	Maximu	um Single-Ended I/O	250	250	250	300	300	500		
i/O Resources	Maximum D	Differential I/O Pairs	120	120	120	144	144	240		
		DSP Slices	45	90	120	180	240	740		
Embedded		PCIe® Gen2 ⁽¹⁾	1	1	1	1	1	1		
Hard IP	Analog Mixed	Signal (AMS) / XADC	1	1	1	1	1	1		
Resources	Configuration	AES / HMAC Blocks	1	1	1	1	1	1		
	GTP Transceivers (6.	.6 Gb/s Max Rate) ⁽²⁾	4	4	4	8	8	16		
		Commercial	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2		
Speed Grades		Extended	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3		
		Industrial	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L		
	Package ^{(3), (4)}	Dimensions (mm)	Available User I/O: 3.3V SelectIO™ HR I/O (GTP Transceivers)							
-	CPG236	10 x 10	106 (2)	106 (2)	106 (2)					
	CSG324	15 x 15	210 (0)	210 (0)	210 (0)	210 (0)	210 (0)			
	CSG325	15 x 15	150 (4)	150 (4)	150 (4)					
	FTG256	17 x 17	170 (0)	170 (0)	170 (0)	170 (0)	170 (0)			
	SBG484 / SBV484	19 x 19						285 (4)		
Footprint	FGG484	23 x 23	250 (4)	250 (4)	250 (4)	285 (4)	285 (4)			
Compatible	FBG484 / FBV484	23 x 23						285 (4)		
Footprint	FGG676	27 x 27				300 (8)	300 (8)			
Compatible	FBG676 / FBV676	27 x 27						400 (8)		
	FFG1156 / FFV1156	35 x 35						500 (16)		

XMP086 (v4.7)

CPG: 0.5 mm Wire-bond chip-scale; CSG: 0.8 mm Wire-bond chip-scale; FTG: 1.0 mm Wire-bond fine-pitch; SBG / SBV: 0.8 mm Lidless flip-chip; FGG: 1.0 mm Wire-bond fine-pitch; FBG / FBV 1.0 mm Lidless flip-chip; FFG / FFV: 1.0 mm Flip-chip fine-pitch

Notes: 1. Supports PCI Express Base 2.1 specification at Gen1 and Gen2 data rates.

^{2.} Represents the maximum number of transceivers available. Note that the majority of devices are available without transceivers. See the Package section of this table for details.

^{3.} Leaded package option available for all packages. See DS180, 7 Series FPGAs Overview for details.

^{4.} Device migration is available within the Artix-7 family for like packages but is not supported between other 7 series families.

Zynq-7000 AP SoCs

			Low-End Portfolio)	Mid-Range Devices						
	Device Name	Z-7010	Z-7015	Z-7020	Z-7030	Z-7035	Z-7045	Z-7100			
	Part Number	XC7Z010	XC7Z015	XC7Z020	XC7Z030	XC7Z035	XC7Z045	XC7Z100			
	Processor Core	Dual ARM® Cortex™-A9 MPCore™ with CoreSight™									
	Processor Extensions	NEON™ & Single / Double Precision Floating Point for each processor									
	Maximum Frequency	866MHz Up to 1GHz ⁽¹⁾									
٤	L1 Cache	32KB Instruction, 32KB Data per processor									
ste	L2 Cache				512KB						
55	On-Chip Memory	256KB									
ing	External Memory Support ⁽²⁾				, DDR3L, DDR2, LP						
Processing System	External Static Memory Support ⁽²⁾				Quad-SPI, NAND, N						
20	DMA Channels	8 (4 dedicated to Programmable Logic)									
<u> </u>	Peripherals	2x UART, 2x CAN 2.0B, 2x I2C, 2x SPI, 4x 32b GPIO									
	Peripherals w/ built-in DMA ⁽²⁾	2x USB 2.0 (OTG), 2x Tri-mode Gigabit Ethernet, 2x SD/SDIO									
	Security ⁽³⁾	rity ⁽³⁾ RSA Authentication of First Stage Boot Loader, AES and SHA 256b Decryption and Authentication for Secure Boot									
	Processing System to	2x AXI 32b Master, 2x AXI 32b Slave									
	Programmable Logic Interface Ports	4x AXI 64b/32b Memory AXI 64b ACP									
	(Primary Interfaces & Interrupts Only)				16 Interrupts						
	7 Series Programmable Logic Equivalent	Artix®-7 FPGA	Artix-7 FPGA	Artix-7 FPGA	Kintex®-7 FPGA	Kintex-7 FPGA	Kintex-7 FPGA	Kintex-7 FPGA			
U	Logic Cells (Approximate ASIC Gates ⁽⁴⁾)	28K (~430K)	74K (~1.1M)	85K (~1.3M)	125K (~1.9M)	275K (~4.1M)	350K (~5.2M)	444K (~6.6M)			
ogi	Look-Up Tables (LUTs)	17,600	46,200	53,200	78,600	171,900	218,600	277,400			
<u>e</u>	Flip-Flops	35,200	92,400	106,400	157,200	343,800	437,200	554,800			
Jab	Total Block RAM (# 36Kb Blocks)	2.1Mb (60)	3.3Mb (95)	4.9Mb (140)	9.3Mb (265)	17.6Mb (500)	19.1Mb (545)	26.5Mb (755)			
μ	Programmable DSP Slices (18x25 MACCs)	80	160	220	400	900	900	2,020			
grai	Peak DSP Performance (Symmetric FIR)	100 GMACs	200 GMACS	276 GMACs	593 GMACs	1,334 GMACs	1,334 GMACs	2,622 GMACs			
Programmable Logic	PCI Express® (Root Complex or Endpoint)	_	Gen2 x4	_	Gen2 x4	Gen2 x8	Gen2 x8	Gen2 x8			
	Analog Mixed Signal (AMS) / XADC ⁽²⁾				DCs with up to 17						
	Security ⁽³⁾	AES	and SHA 256b De	ecryption and Autl	nentication for Sec	ure Programmabl	e Logic Configurat	tion			

^{1. 1} GHz processor frequency is available only for -3 speed grades for devices in flip-chip packages. Please see the data sheet for more details.

^{2.} Z-7010 in CLG225 has restrictions on PS peripherals, memory interfaces, and I/Os. Please refer to the Technical Reference Manual for more details.

^{3.} Security block is shared by the Processing System and the Programmable Logic.

^{4.} Equivalent ASIC gate count is dependent of the function implemented. The assumption is 1 Logic Cell = ~15 ASIC Gates.

Zynq-7000 AP SoCsHR I/O, PS I/O, and Transceivers (GTP or GTX)


			Low-End Portfolio		Mid-Range Devices					
	Device Name	Z-7010	Z-7015	Z-7020	Z-7030	Z-7035	Z-7045	Z-7100		
	Part Number_	XC7Z010	XC7Z015	XC7Z020	XC7Z030	XC7Z035	XC7Z045	XC7Z100		
Unique Footprint	PCB Footprint Dimensions (mm) (1)		GTP Transceivers		GTX Transceivers					
CLG225	13x13	54 ⁽²⁾ , 86, 0								
CLG400	17x17	100, 128, 0		128, 128, 0						
CLG484	19x19									
CLG485 ⁽³⁾	19x19		150, 128, 4							
SBG485 / SBV485 ⁽³⁾	19x19				50 ⁽²⁾ , 128, 4					
FBG484 / FBV484	23x23				100, 128, 4					
FBG676 / FBV676 ⁽¹⁾	27x27				100, 128, 4	100, 128, 8	100, 128, 8			
FFG676 / FFV676 ⁽¹⁾	27x27				100, 128, 4	100, 128, 8	100, 128, 8			
FFG900 / FFV900	31x31					212, 128, 16	212, 128, 16	212, 128, 16		
FFG1156 / FFV1156	35x35							250, 128, 16		

^{1.} Devices in the same package are footprint compatible. FBG676 / FBV676 and FFG676 / FFV676 are also footprint compatible.

^{2.} Static memory interface combined with the usage of many peripherals could require more than 50 I/Os. In that case, the designer can use the Programmable Logic SelectIO interface.

CLG485 and SBG485 / SBV485 are pin-to-pin compatible. See product data sheets and user guides for more details.
 See DS190, Zynq-7000 All Programmable SoC Overview for package details.

Device Ordering Information



C = Commercial (Tj = 0° C to +85°C) E = Extended (Tj = 0° C to +100°C)

 $I = Industrial (Tj = -40^{\circ}C to +100^{\circ}C)$

Spartan®-6 Device Footprint Compatibility 8mm-31mm I/O, GTP Transceivers **Dimensions** 8x8 13x13 15x15 17x17 19x19 20x20 23x23 27x27 31x31 (mm) Unique CPG196 CSG225 CSG324 FTG256 CSG484 **TQG144** FGG484 FGG676 FGG900 Footprint 6SLX4 132, 0 102,0 106, 0 6SLX9 106, 0 160, 0 200,0 186, 0 102, 0 6SLX16 106,0 160,0 232, 0 186, 0 6SLX25 226,0 186, 0 266, 0 6SLX45 218, 0 358, 0 320, 0 316, 0 6SLX75 328, 0 280, 0 408, 0 6SLX100 338, 0 326, 0 480.0 6SLX150 338,0 338, 0 498, 0 576,0 **Dimensions** 19x19 15x15 23x23 27x27 31x31 (mm) Unique CSG324 CSG484 FGG484 FGG676 FGG900 Footprint 6SLX25T 190, 2 250, 2 6SLX45T 190, 4 296, 4 295, 4 6SLX75T 292, 4 268, 4 348, 8 The footprint compatibility range is 6SLX100T 296, 4 296, 4 376, 8 498, 8 indicated by shading per column.



396, 8

540,8

296, 4

296, 4

6SLX150T



	Artix®-7 Device Footprint Compatibility HR I/O, GTP Transceivers											
PCB Footprint Dimensions (mm)	10x10	15x15	15x15	17x17	19x19	23x23	23x23	27x27	27x27	35x35		
Unique Footprint	CPG236	CSG324	CSG325	FTG256	SBG484 SBV484	FBG484 FBV484	FGG484	FBG676 FBV676	FGG676	FFG1156 FFV1156		
7A15T	106, 2	210, 0	150, 4	170, 0			250, 4					
7A35T	106, 2	210, 0	150, 4	170, 0			250, 4					
7A50T	106, 2	210, 0	150, 4	170, 0			250, 4					
7A75T		210, 0		170, 0			285, 4		300, 8			
7A100T		210, 0		170, 0			285, 4		300, 8			
7A200T					285, 4	285, 4		400, 8		500, 16		

The footprint compatibility range is indicated by shading per column.



Zynq®-7000 Device Footprint Compatibility 13mm-35mm HR I/O, PS I/O, and GTP Transceivers **PCB Footprint** 13x13 17x17 19x19 19x19 23x23 27x27 27x27 31x31 35x35 **Dimensions** (mm) Unique **CLG225 CLG400 CLG484 CLG485 FBG484** FBG676 **FFG676** FFG900 FFG1156 Footprint 7Z010 54, 86, 0 100, 130, 0 7Z015 150, 130, 4 7Z020 200, 130, 0 125, 130, 0 Mid-Range Devices (provided for reference) HR I/O, HP I/O, PS I/O, GTX Transceivers 7Z030 100, 63, 130, 4 100, 150, 130, 4 7Z035 100, 150, 130, 8 100, 150, 130, 8 212, 150, 130, 16 7Z045 100, 150, 130, 8 212, 150, 130, 16 7Z100 212, 150, 130, 16 250, 150, 130, 16

The footprint compatibility range is indicated by shading per column.

 $Important: Verify \ all \ data \ in \ this \ document \ with \ the \ device \ data \ sheets \ found \ at \ www.xilinx.com$



Transceiver Count and Bandwidth











Total Bandwidth in Gb/s

Zynq-7000 AP SoC (Mid-Range): 12.5Gb/s



Transceiver Bandwidth = (Total Transceiver Count x Maximum Line Rate) x 2

Important: Verify all data in this document with the device data sheets found at www.xilinx.com



Zyng®-7000 AP SoCs: Dedicated DDR I/O bandwidth not included.

Important: Verify all data in this document with the device data sheets found at www.xilinx.com.

XC7Z100


605.9


Digital Signal Processing Metrics











References



Spartan®-6 Product Page

DS160, Spartan-6 Family Overview

DS162, Spartan-6 FPGA Data Sheet: DC and Switching Characteristics

Artix®-7 FPGA Product Page

DS180, 7 Series FPGAs Overview

DS181, Artix®-7 FPGAs Data Sheet: DC and Switching Characteristics

Zyng®-7000 Product Page

DS190, Zynq-7000 All Programmable SoC Overview

<u>DS187</u>, Zynq-7000 All Programmable SoC (Z-7010, Z-7015, and Z-7020): DC and AC Switching Characteristics

