5.3 Instruction Set Summary

				Status Bits			•
				٧	N	Z	С
*	ADC(.B)	dst	$dst + C \rightarrow dst$	Χ	Х	Х	Χ
	ADD(.B)	src,dst	$\operatorname{src} + \operatorname{dst} \to \operatorname{dst}$	Χ	Χ	Х	Χ
	ADDC(.B)	src,dst	$src + dst + C \rightarrow dst$	Х	Х	Х	Χ
	AND(.B)	src,dst	src .and. $dst \rightarrow dst$	0	Χ	Х	Х
	BIC(.B)	src,dst	.not.src .and. $dst \rightarrow dst$	-	-	-	-
	BIS(.B)	src,dst	$src.or. dst \rightarrow dst$	-	-	-	-
	BIT(.B)	src,dst	src .and. dst	0	Χ	Х	Χ
*	BR	dst	Branch to	-	-	-	-
	CALL	dst	$PC+2 \rightarrow stack, dst \rightarrow PC$	-	-	-	-
*	CLR(.B)	dst	Clear destination	-	-	-	-
*	CLRC		Clear carry bit	-	-	-	0
*	CLRN		Clear negative bit	-	0	-	-
*	CLRZ		Clear zero bit	-	-	0	-
	CMP(.B)	src,dst	dst - src	Χ	Χ	Х	Х
*	DADC(.B)	dst	$dst + C \rightarrow dst (decimal)$	Χ	Χ	Χ	Χ
	DADD(.B)	src,dst	$src + dst + C \rightarrow dst (decimal)$	Х	Χ	Х	Х
*	DEC(.B)	dst	$dst - 1 \rightarrow dst$	Х	Χ	Х	Х
*	DECD(.B)	dst	$dst - 2 \rightarrow dst$	Х	Χ	Х	Х
*	DINT		Disable interrupt	-	-	-	-
*	EINT		Enable interrupt	-	-	-	-
*	INC(.B)	dst	Increment destination, dst +1 → dst	Х	Χ	Х	Х
*	INCD(.B)	dst	Double-Increment destination, dst+2→dst	Х	Χ	Х	Х
*	INV(.B)	dst	Invert destination	Х	Χ	Х	Х
	JC/JHS	Label	Jump to Label if Carry-bit is set	-	-	-	-
	JEQ/JZ	Label	Jump to Label if Zero-bit is set	-	-	-	-
	JGE	Label	Jump to Label if (N .XOR. V) = 0	-	-	-	-
	JL	Label	Jump to Label if (N .XOR. V) = 1	-	-	-	-
	JMP	Label	Jump to Label unconditionally	-	-	-	-
	JN	Label	Jump to Label if Negative-bit is set	-	-	-	-

Legend:

- 0 Status bit always cleared
- 1 Status bit always set
- x Status bit cleared or set on results
- Status bit not affected
- * Emulated Instructions

Table 5.3: MPS430 Family Instruction Set Summary

				Sta	Status Bits		
				V	N	Z	С
	JNC/JLO	Label	Jump to Label if Carry-bit is reset	-	-	-	-
	JNE/JNZ	Label	Jump to Label if Zero-bit is reset	-	-	-	-
	MOV(.B)	src,dst	$src \rightarrow dst$	-	-	-	-
*	NOP		No operation	-	-	-	-
*	POP(.B)	dst	Item from stack, SP+2 \rightarrow SP	-	-	-	-
	PUSH(.B)	src	$SP - 2 \to SP,src \to @SP$	-	-	-	-
	RETI		Return from interrupt	Х	Χ	Χ	Х
			$TOS \to SR, SP + 2 \to SP$				
			$TOS \to PC, SP + 2 \to SZP$				
*	RET		Return from subroutine	-	-	-	-
			$TOS \to PC, SP + 2 \to SP$				
*	RLA(.B)	dst	Rotate left arithmetically	Х	Х	Χ	Х
*	RLC(.B)	dst	Rotate left through carry	Х	Χ	Χ	Х
	RRA(.B)	dst	$MSB \to MSB \ LSB \to C$	0	Χ	Χ	Х
	RRC(.B)	dst	$C \to MSB \ LSB \to C$	Х	Χ	Χ	Х
*	SBC(.B)	dst	Subtract carry from destination	Х	Χ	Χ	Х
*	SETC		Set carry bit	-	-	-	1
*	SETN		Set negative bit	-	1	-	-
*	SETZ		Set zero bit	-	-	1	-
	SUB(.B)	src,dst	$dst + .not.src + 1 \rightarrow dst$	Х	Χ	Χ	Х
	SUBC(.B)	src,dst	$dst + .not.src + C \rightarrow dst$	X	Х	Χ	Х
	SWPB	dst	swap bytes	-	-	-	-
	SXT	dst	Bit7 → Bit8 Bit15	0	Х	Χ	Х
*	TST(.B)	dst	Test destination	Х	Х	Χ	Χ
	XOR(.B)	src,dst	$src.xor. dst \rightarrow dst$	Χ	Χ	Χ	Х

Legend:

- 0 The Status Bit is cleared
- x The Status Bit is affected
- 1 The Status Bit is set
- The Status Bit is not affected
- * Emulated Instructions

Table 5.3: MPS430 Family Instruction Set Summary (Concluded)

Note: Emulated Instructions

All marked instructions (*) are emulated instructions. The emulated instructions use core instructions combined with the architecture and implementation of the CPU for higher code efficiency and faster execution.