

I2C Programmable Arbitrary Frequency CMOS Clock Generator

Product Description

The MS5351M is an I2C configurable, 3-channel output clock generator chip that can completely replace crystals, crystal oscillators, phase-locked loops, and output buffers used in cost-sensitive applications. Thanks to the use of fractional-frequency phase-locked loops + high-precision fractional divider structures, the MS5351M can generate any clock output from 2.5kHz to 200MHz.

Main features

 \ddot{y} 3-channel output from 2.5kHz to 200MHz non-integer related clocks \ddot{y}

I2C user-defined configuration output

clock ÿ Accurate frequency

synthesis ÿ Low

output jitter ÿ Can work with low-cost, fixed-frequency quartz crystals: 25MHz or

27MHz ÿ Output clock supports static phase

offset ÿ Programmable control of output clock rise/

fall time ÿ Glitch-free

frequency switching ÿ Independent power supply pins

Internal core circuit power supply VDD: 2.5V or 3.3V Output

stage power supply VDDO: 1.8V or 2.5V or 3.3V

 $\ddot{\text{y}}$ Internal high power supply rejection ratio can save external filter

capacitors ÿ Adjustable

output delay ÿ Compatible with HCSL and PCIE Gen 1



video equipment, game consoles ÿ

Printers, scanners, projectors ÿ Handheld

devices ÿ Home

gateway equipment ÿ

Network/

communication ÿ Servers,

storage ÿ Quartz crystal/crystal oscillator/phase-locked loop replacement

Product Specifications


product	Package	Silk screen name
MS5351M	MSOP10	MS5351M



MSOP10 package



Internal Block Diagram








Pin Arrangement

MS5351M adopts MSOP10 package, and the pin arrangement is as follows:



Pin Description

Pin Number	Pin Name	Pin Properties	Pin Description			
1	VDD	Power	Internal core circuit power supply			
2	SHAH	enter	External quartz crystal input			
3	ХВ	enter	External quartz crystal input			
4	SCL	enter	I2C clock input, must be connected to at least 1kÿ pull-up resistor			
5	SDA	Input/output I2C data input/output, must connect at least 1kÿ pull-up resistor				
6	CLK2	Output	Output Clock			
7	VDDO	power supply	Output stage power supply			
8	GND	land	Reference location			
9	CLK1	Output	Output Clock			
10	CLK0	Output	Output Clock			

Version number: V1.1



Limit parameters

Absolute Maximum Ratings

Note: In actual application, it is not allowed to exceed the rated value range*1

Note. In actual application, it is not allowed to exceed the rated value range.			2	
Parameters	symbol	condition	Rating unit	
DC supply voltage	VDD		-0.5 to 3.8	٧
Output stage supply voltage	VDDO		-0.5 to 3.8	V
Input voltage	VIN_SCL	SCL,SDA pins -0.5 to 3	8	V
	VIN_XA/XB	XA, XB pins - 0.5 to 1.	3	V
Junction	TJ		-55 to 150 °C	
temperature Soldering iron temperature	TPEAK		260	ÿ
(lead-free)*2 Duration of soldering iron temperature at TPEAK (lead-free)*2	TP		10	Second

^{*1} Exceeding the absolute maximum rating may cause permanent damage to the chip

Recommended operating conditions

	symbol	Minimum	standard	maximum	unit
Parameters	FACING	-40	25	105	ÿ
Operating Temperature Con	e Circuit Voltage VD	D 3.0	3.3	3.6	V
		2.25	2.5	2.75	V
Output stage voltage VDE	ю	1.71	1.8	1.89	V
		2.25	2.5	2.75	V
		3.0	3.3	3.6	V

^{*2} The chip complies with JEDEC J-STD-020 specification



Electrical parameters

(Unless otherwise specified, VDD=VDDO=3.3V±10%, VA=-40ÿ~105ÿ)

parameter	symbol	Test conditions	Min Typ Max Unit			
DC Characteristics						
VDD Current	IDD	3 channel output,		33		mA
Single Channel Output Stage	IDDOx	CL=5pF, less than 100MHz		5		mA
Current		Maximum driving capability				
Input current	ISCL	SCL,SDA			10	uA
output impedance	LINETHS	3.3V VDDO, high drive		50		Oh
AC Characteristics						,
Power-on time	TRDY from VI	DDmin to valid output		2	10	ms
		Clock, fCLKn>1MHz				
Powering up with PLL bypassed	TBYP from VI	Dmin to valid output		0.5	1	ms
time		Clock, fCLKn>1MHz				
Output frequency switching	TFREQ	fCLKn>1MHz			20	us
time						
Output phase shift PSTEP				333		ps/step
Spread spectrum range	SSDEV down s	spread spectrum, 0.1% per step	-0.1		-2.5	%
		Center spread spectrum, 0.1% per step	±0.1		±2.5	%
Spread spectrum modulat	on rate SSMOD		30	31.5	33	kHz
Crystal Oscillator Specifications			,			
Quartz crystal frequency fXT	AL		25		27	MHz
Load Capacitance	CXL		6		12	pF
Equivalent series resistance	rESR				150	Oh
Maximum drive level dL			100			your
Input voltage VIN_XA/A	B output clock	XA and XB pins	-0.3		1.1	V
specifications			,			
Output frequency*1	FCLK		0.0025		200	MHz
load capacitance	CL				15	pF
duty cycle	DC	FCLK<160MHz	45	50	55	%
		FCLK<160MHz	40	50	60	%
Rise time	tr	20%-80%, CL=5pF maximum drive		0.5	1.2	ns
Fall time	tf	20%~80%, CL=5pF maximum drive		0.5	1.2	ns
Output high level VOH Ou	tput low level	CL=5pF	VDD-0.6			
VOL		CL=5pF 3			0.6	
Period jitter JPER *2,3	Adjacent clock	channels output simultaneously		60	180	ps,pk
jitter JCC *2,3		3 channels output simultaneously		60	180	ps,pk



arameter symbol test	ondition		Standard mode	100kbps Min.	Fast Mode 400	kbps Unit	
			Max.		Minimum	Maximum V	
Low level input	VILI2C		-0.5	0.3*VDDI2C	-0.5	0.3*VDDI2C	v
Voltage							
High level input	VIHI2C		0.7*VDDI2C	3.6	0.7*VDDI2C	3.6	V
Voltage							
Schmidt Hysteresis	VHYS				0.1		v
Voltage							
Low level output	LOVE2C	VOLI2C=2.5/3.3V, open	0	0.4	0	0.4	V
Voltage*4		drain, 3mA					
		Current Sink					
nput current III2C pin			-10	10	-10	10	uA
capacitance CI2C		VIN = -0.1 to		4		4	pF
		VDDI2C					
I2C Bus Suspend	TTO pause ena	ble	25	35	25	35	ms

^{*1.} Clocks greater than 112.5MHz are only allowed to output 2 at the same time

^{*2.} Clock jitter test 10000 cycles, and measured at maximum output drive capability

^{*3.} Jitter is highly dependent on frequency configuration

^{*4.} I2C only supports 2.25V to 3.6V power supply



register

1.1 Register Summary Table

1.1 Register S	Summary Table		, , ,						
Register D7		D6	D5	D4	D3	D2	D1	D0	
0	SYS_INIT	SYS_INIT LOL_2 LOL_1 Reserved							
1	0	0	0	0	0	0	0		
2	0	0	0	0	0	0	0	0	
3			Reserved			OUT2_AND OUT	1_AND OUT0_AND	}	
4-8				Reserve	d				
9	0	0	0	0	0	0	0	0	
10-14				Reserve	d				
15	0	0	0	0	0	0	0	0	
16	DIV0_PDN DIV0_I	NT DIVO_SRC OUT	0_INV		OUT0_SRC	[1:0]	OUT0_IDRV	[1:0]	
17	DIV1_PDN DIV1_I	NT DIV1_SRC OU	Γ1_INV		OUT1_SRC	[1:0]	OUT1_IDRV	[1:0]	
18	DIV2_PDN DIV2_I	NT DIV2_SRC OU	Γ2_INV		OUT2_SRC	[1:0]	OUT2_IDRV	[1:0]	
19-23				Reserve	d				
24			OUT2_DIS_S	STATE	OUT1_DIS_S	STATE	OUT0_DIS_S	STATE	
25				Reserve	d				
26				PLL1_P3[15	:8]				
27		PLL1_P3[7:0]							
28		Unus	ed		Reserv	ved	PLL1_P1[17	7:16]	
29				PLL1_P1[15	:8]				
30		PLL1_P	[7:0]		ě				
31		PLL1_P3[1	9:16]		×	PLL1_P2[1	9:16]		
32				PLL1_P2[15	:8]				
33		PLL1_P2	2[7:0]						
34	2			PLL2_P3[15	:8]				
35		PLL2_P3	B[7:0]						
36		Unus	ed		Reserv	red	PLL2_P1[17	7:16]	
37				PLL2_P1[15	:8]				
38		PLL2_P	1[7:0]		1				
39		PLL2_P3[1	9:16]			PLL2_P2[1	9:16]		
40				PLL2_P2[15	:8]				
41		PLL2_P2	2[7:0]						
42				DIV0_P3[15	:8]				
43		DIV0_P3	8[7:0]		Ī				
44	Reserved	(OUT0_DIV[2:0]		DIV0_DIVBY	4[1:0]	DIV0_P1[17	7:16]	
45				DIV0_P1[15	:8]				
46		DIV0_P1	[7:0]						
47		DIV0_P3[19	9:16]			DIV0_P2[19	9:16]		
48	DIV0_P2[15:8]								



49		DIV0_P2[7:0]							
50	2	DIV1_P	B[15:8]						
51	-	DIV1_P3[7:0]	1	1					
52	Reserved	OUT1_DIV[2:0]	DIV1_DIVBY4[1:0]	DIV1_P1[17:16]					
53		DIV1_P	1[15:8]						
54		DIV1_P1[7:0]							
55		DIV1_P3[19:16]	DIV1_P2	[19:16]					
56		DIV1_P	2[15:8]						
57		DIV1_P2[7:0]							
58		DIV2_P	B[15:8]						
59		DIV2_P3[7:0]		1					
60	Reserved	OUT2_DIV[2:0]	DIV2_DIVBY4[1:0]	DIV2_P1[17:16]					
61		DIV2_P	[15:8]						
62		DIV2_P1[7:0]	-						
63		DIV2_P3[19:16]	DIV2_P2	[19:16]					
64		DIV2_P	2[15:8]						
65		DIV2_P2[7:0]							
66-92	Reserved								
149	SSC_EN	SSC_EN							
150		SSDN_P2[7:0]							
151 SSC.	_MODE	SSDN_P3[14:8]							
152		SSDN_	P3[7:0]						
153		SSDN_	P1[7:0]						
154		SSUDP[11:8]	SSDN_P	1[11:8]					
155		SSUD	P [7:0]						
156		SSUP_I	22[14:8]						
157		SSUP_	P2[7:0]						
158		SSUP_I	23[14:8]						
159		SSUP_	P3 [7:0]						
160		SSUP_	P1 [7:0]						
161		SS_NOUT[3:0]	SSUP_P	1[11:8]					
162		Res	erved						
163		Res	erved						
164		Res	erved						
165	Reserved	OUT0_PHOFF[6:0]							
166	Reserved	OUT1_PHOFF[6:0]							
167	Reserved	OUT2_PHOFF[6:0]							
168		Res	erved						
169		Res	erved						
170	2	Res	erved						



171-	Reserved											
176												
177	PLL2_RST Res	served PLL1_R	ST	Reserved								
178-		Reserved										
182												
183	XTAL_	XTAL_CL Reserved										
184-		Reser	ved									
186												
187	Reserved XO_	Reserved										
	OUT_EN OUT_EN											
188-	Reserved											
255												



1.2 Register Detailed Description

Register 0. Chip status

Bit D7		D6	D5	D4	D3	D2	D1	D0		
NameSYS	_INIT Type	LOL_2	LOL_1							
	Read-only									

Bit Name)	Function
7	The device cannot	work before SYS_INIT initialization is completed. It is not recommended to read and write registers through I2C before initialization is completed.
		0: System initialization completed
		1: The device is in system initialization mode
6	LOL_2 When the	e reference clock of the PLL exceeds its allowed input range, a loss of lock will occur.
		0: PLL2 locked
		1: PLL2 lost lock
5	LOL_1 When the	e reference clock of the PLL exceeds its allowed input range, a loss of lock will occur.
		0: PLL1 locked
		1: PLL1 lost lock
4:0	Reserved	

Register 3. Output stage enable control

Bit D7 N	lame	D6	D5	D4	D3	D2	D1	D0			
Туре						OUT2_EN	OUT1_EN	OUT0_EN			
	Read/Write										

Bit Name		Function					
7:3	Reserved	reserve					
		n=0,1,2					
2:0 OUT	n_EN	0: OUTn (n=0,1,2) output enable					
	(n=0,1,2)	1: OUTn (n=0,1,2) output disabled					

Register 16. OUT0 Control

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name DIV0	_PDN DIV0_INT DIV0_SRC OUT0_INV Type Read/Write		OUT0_SRC[1:0]		OUT0_IDRV[1:0]			
							1	

Hangzhou Relmon Technology Version number: V1.1 2020.06.25



Bit	name	Function
7	DIV0_PDN	Controls the opening or closing of DIV0
		0: DIV0 output is on
		1: DIV0 output is off
6	7	This bit can control the DIV0 division mode
	DIV0_INT	0: DIV0 works in decimal mode
		1: DIV0 works in integer mode
5	DIV0_SRC	Select DIV0 input
		0: Select PLL1 as the input of DIV0
		1: Select PLL2 as the input of DIV0
4	OUT0_INV	Controls whether the output clock CLK0 is inverted
		0: CLK0 is not inverted
		1: CLK0 is inverted
3:2	OUT0_SRC[1:0] These two bits	determine the input of OUT0
		00: Select crystal oscillator as the input of OUT0
		01: Reserved
		10: Reserve
		11: Select DIV0 as the input of OUT0
1:0	OUT0_IDRV[1:0]	OUT0 output drive capability
		00:3mA
		01:6mA
		10:9mA
		11:12mA

Register 17. OUT1 Control

Bit	D7	D6	D5	D4	D3	D2	D1	D0
NameDIV1_	NameDIV1_PDN DIV1_INT Type		DIV1_SRC OUT1_	INV Read/write	OUT1_SRC[1:0]		OUT1_IDRV[1:0]	

Bit Name		Function
7	DIV1_PDN	Controls the opening or closing of the DIV1 output terminal
		0: DIV1 output is on
		1: DIV1 output is off
6	DIV1_INT	This bit can control the DIV1 frequency division mode
		0: DIV1 works in decimal mode
		1: DIV1 works in integer mode
5	DIV1_SRC	Select DIV1 input
		0: Select PLL1 as the input of DIV1
		1: Select PLL2 as the input of DIV1
4	OUT1_INV	Controls whether the output clock CLK1 is inverted
		0: CLK1 is not inverted
		1: CLK1 is inverted





3:2	OUT1_SRC[1:0] These two b	OUT1_SRC[1:0] These two bits determine the input of OUT1					
		00: Select crystal oscillator as the input of OUT1					
		01: Reserved					
		0: Select DIV0 as the input of OUT1					
		11: Select DIV1 as the input of OUT1					
	2						
1:0	OUT1_IDRV[1:0]	OUT1 output drive capability					
		00:3mA					
		01:6mA					
		10:9mA					
		11:12mA					

Register 18. OUT2 Control

Co., Ltd. http://www.relmon.com

Bit	D7	D6	D5	D4	D3	D2	D1	D0
NameDIV2	_PDNDIV2_INT		DIV2_SRC OUT2	_INV Type Read/	OUT2_SR	C[1:0]	OUT2_IDR	V[1:0]
Write				Read/write				

Bit Name		Function
7	DIV2_PDN	Control DIV2 open or closed
		0: DIV2 open
		1: DIV2 is closed
6	DIV2_INT	This bit can control the DIV2 division mode
		0: DIV2 works in decimal mode
		1: DIV2 works in integer mode
5	DIV2_SRC	Select DIV2 input
		0: Select PLL1 as the input of DIV2
		1: Select PLL2 as the input of DIV2
4	OUT2_INV	Controls whether the output clock CLK2 is inverted
		0: CLK2 is not inverted
		1: CLK2 is inverted
3:2	OUT2_SRC[1:0] These two bit	s determine the input of OUT2
		00: Select crystal oscillator as the input of OUT2
		01: Reserved
		10: Select DIV0 as the input of OUT2
		11: Select DIV2 as the input of OUT2
1:0	OUT2_IDRV[1:0]	OUT2 output drive capability
		00:3mA
		01:6mA
		10:9mA
		11:12mA

2020.06.25



Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name	Reserved		OUT2_DIS_STATE		OUT1_DIS_STATE		OUT0_DIS_STATE		
type		Read/Write							

Bit	name	Function			
7:6	Reserved	reserve			
5:0	OUTn_DIS_STATE	n=0,1,2 Two bits determine the state of OUTn (n=0,1,2) when it is not output			
	(n=0,1,2)	00: OUTn (n=0,1,2) is 0 when no output is given			
		01: OUTn (n=0,1,2) is 1 when no output is given			
		10: OUTn (n=0,1,2) is high impedance when not outputting			
		11: OUTn (n=0,1,2) output is allowed			

Register 26. PLL1 Parameters

Bit D7 Na	me	D6	D5	D4	D3	D2	D1	D0	
	PLL1_P3[15:8]								
type	Read/Write								

Bit	name	Function
7:0	PLL1_P3[15:8]	PLL1 parameter P3, which is the denominator of the internal fractional division of PLL1, has 20 bits in total.

Register 27. PLL1 Parameters

Bit D7 Na	me Type	D6	D5	D4	D3	D2	D1	D0	
	PLL1_P3[7:0]								
				Rea	d/Write				

Bit	name	Function
7:0	PLL1_P3[7:0]	PLL1 parameter P3, which is the denominator of the internal fractional division of PLL1, has 20 bits in total.

Register 28. PLL1 Parameters

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name	***	Unused Reserved				PLL1_P1[1	17:16]	
type				Rea	d/Write	3		

Bit	name	Function
7:4	Unused	Useless
3:2	Reserved	reserve
1:0	PLL1_P1[17:16]	PLL1 parameter P1, which is the integer frequency division part of the internal frequency divider of PLL1, a total of 18 bits.



Bit	D7	D6	D5	D4	D3	D2	D1	D0
lame	57		50			DE	51	
				PLL1_P	1[15.0]			
type				Rea	ad/Write			
Bit	n	ame			Fund	ction		
7:0	PLL1_F	P1[15:8]	PLL1 paramet	er P1, which is the integ	er frequency division pa	rt of the internal frequen	cy divider of PLL1, a total	al of 18 bits.
Register 30	PLL1 paramet	ers		<u> </u>				
Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name				PLL1_F	P1[7:0]			
type				Rea	d/Write			
Bit	n	ame			Fund	ction		
7:0	PLL1_	P1[7:0]	PLL1 paramet	er P1, which is the integ	er frequency division pa	rt of the internal frequen	cy divider of PLL1, a tota	al of 18 bits.
Register 31.	PLL1 paramet							
Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name		PLL1_P3	[19:16]			PLL1_P2[19:16]	
type				Rea	d/Write			
D'i								
7:4		ame	DUIT	DO which is the	Fund		f DI I 4 b 00 b b -	- 1-1-1
3:0	PLL1_P3		-				n of PLL1, has 20 bits i	
0.0	PLL1_P2	2[19.10]	FLL1 pai	ameter F2, which is the	e numerator or the line	mai nactional division	or FLET, flas a total of 2	20 bits.
Register 32	PLL1 paramet	ers						
Bit D7 Na	те Туре	D6	D5	D4	D3	D2	D1	D0
				PLL1_P2	2[15:8]			
				Rea	d/Write			
Bit	n	ame			Fun	ction		
7:0	PLL1_F		PLL1 nar	rameter P2, which is th			of PLL1, has a total of	20 bits.
	1 221_1	-1.0.01	, pai	_,	2.2. 2. 4.0 ///	3,10,011	, 1 (00.0)	
Register 33	PLL1 paramet	ers						
Bit D7 Na	me Type	D6	D5	D4	D3	D2	D1	D0
				D	.07= 01			
				PLL1_F	⁷ 2[7:0]			



Bit	name			Functio	n						
7:0	PLL1_P2[7:0]	PLL1 para	meter P2, which is the	numerator of PLL1 i	internal fractional divi	ision, has 20 bits in to	otal.				
		•									
Register 34	. PLL2 Parameters										
Bit D7 Na	me D6	D5	D4	D3	D2	D1	D0				
		i.	PLL2_P:	3[15:8]							
type			Read/Write								
Bit	name			Fun	ction						
7:0	PLL2_P3[15:8]	PLL2 pa	arameter P3, which is th			on of PLL2, has 20 bits	in total.				
			·								
Register 35	. PLL2 Parameters										
Bit	D7 D6	D5	D4	D3	D2	D1	D0				
Name			PLL2_F	L	l.						
type				ad/Write							
Турс			Rea	au/wnie							
Bit	name		Function PLL2 parameter P3, which is the denominator of the internal fractional division of PLL2, has 20 bits in total.								
7:0	PLL2_P3[7:0]	PLL2 pa	rameter P3, which is th	e denominator of the in	nternal fractional divisio	n of PLL2, has 20 bits	in total.				
Pogistor 26	. PLL2 Parameters										
Bit D7 Na	> 1	D5	D4	D3	D2	D1	D0				
		Unused		Reser	ved	PLL2_P1[17:16]				
type			Por	ld/Write							
Туро	I		Nea	ku/vviite							
Bit	name			Fun	ction						
7:4	Unused			Use	eless						
3:2	Reserved			rese	erve						
1:0	PLL2_P1[17:16]	PLL2 parame	eter P3, which is the integ	er frequency division par	t of the internal frequenc	y divider of PLL2, has 1	8 bits in total.				
Register 37	. PLL2 Parameters						I				
Bit	D7 D6	D5	D4	D3	D2	D1	D0				
Name			PLL2_P	1[15:8]							
type			Rea	ad/Write							
Bit	name				ction						
7:0	PLL2_P1[15:8]	PLL2 parame	PLL2 parameter P1, which is the integer frequency division part of the internal frequency divider of PLL2, a total of 18 bits.								



	LL2 Parameters							
Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name				PLL2_P	1[7:0]			
type				Rea	ad/Write			
B::								
7:0		me	DLI 2 personet	or D1, which is the integ	Fund per frequency division pa		any divider of DLL 2, a to	tal of 19 bits
7.0	PLL2_P	1[7:0]	FLLZ paramet	er FT, WITICITIS THE TITLES	er frequency division pa	n or the internal frequen	icy divider of FLL2, a to	ital Of 16 bits.
Register 39. Pl	LL2 Parameters	3						
Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name		PLL2_P3[19:16]			PLL2_P2[1	9:16]	
type				Rea	ad/Write			
Bit	na	me			Fund	ction		
7:4	PLL2_P3[19:16]	PLL2 par	ameter P3, which is the	e denominator of the in	ternal fractional divisio	n of PLL2, has 20 bits	in total.
3:0	PLL2_P2[19:16]	PLL2 par	ameter P2, which is th	ne numerator of the inte	ernal fractional division	n of PLL2, has 20 bits	in total.
Bit Name	D7	D6	D5	D4 PLL2_P2	D3	D2	D1	D0
	DI .	Do	D5		<u> </u>	DZ	<u> </u>	1 00
Туре			5	Rea	ad/Write			
Bit	na	me			Fund	ction		
7:0	PLL2_P2	[15:8]	PLL2 par	ameter P2, which is th	ne numerator of the inte	ernal fractional division	n of PLL2, has 20 bits	in total.
Register 41. Pl	LL2 Parameters	3						
Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name				PLL2_P	2[7:0]			
Туре				Rea	ad/Write			
Bit	na	me			Fund	ction		
7:0	PLL2_P	2[7:0]	PLL2 par	ameter P2, which is th	ne numerator of the inte	ernal fractional division	n of PLL2, has 20 bits	in total.
Register 42. D	IV0 Parameters							
Bit D7 Name	е Туре	D6	D5	D4	D3	D2	D1	D0
				DIV0_P	3[7:0]			
				Rea	ad/Write			
Bit	name Function							



Register 43. D	IV0 Parameters

Bit D7 Na	me	D6	D5	D4	D3	D2	D1	D0
				DIV0_P	3[7:0]			
type				Rea	d/Write			

Bit	name	Function
7:0	DIV0_P3[7:0]	DIV0 parameter P3, which is the denominator of DIV0 fractional division, has 20 digits in total.

Register 44. DIV0 Parameters

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name		С	OUT0_DIV[2:0] DIV0_DIVBY4[1:0]		' 4[1:0]	DIV0_P1[17:16]		
type				Rea	d/Write			

Bit	name	Function				
7	Reserved	reserve				
6:4	OUT0_DIV[2:0] Output stage	ision ratio				
		000: 1 frequency division, 100: 16 frequency division				
		001: 2-way, 101: 32-way				
		010: 4-way, 110: 64-way				
		011: 8-way, 111: 128-way				
3:2	DIV0_DIVBY4[1:0]	DIV0 4-division enable				
		11: 4-frequency division is valid; 00: other frequency divisions				
1:0	DIV0_P1[17:16]	DIV0 parameter P1, which is the integer division part of the divider DIV0, a total of 18 bits.				

Register 45. DIV0 Parameters

Bit	D7	D6	D5	D4	D3	D2	D1	D0		
Name		DIV0_P1[15:8]								
Туре		Read/Write								

Bit	name	Function
7:0	DIV0_P115:8]	DIV0 parameter P1, which is the integer division part of the divider DIV0, a total of 18 bits.

Register 46. DIV0 Parameters

Bit D7 Na	те Туре	D6	D5	D4	D3	D2	D1	D0		
	DIV0_P1[7:0]									
	Read/Write									

Bit	name	Function
7:0	DIV0_P1[7:0]	DIV0 parameter P1, which is the integer division part of the divider DIV0, a total of 18 bits.



Bit D7 Na	me	D6	D5	D4	D3	D2	D1	D0			
		DIV0_P3[19:16]			DIV0_P2[1	9:16]				
type				Rea	d/Write						
Bit	name	name Function									
7:4	DIV0_P3[19	9:16]	DIVO	parameter P3, which	is the denominator	of DIV0 fractional divis	sion, has 20 digits in t	otal.			
3:0	DIV0_P2[19	9:16]	DIV) parameter P2, which	ch is the numerator of	of DIV0 fractional divi	sion, has 20 bits in to	otal.			
Register 48.	DIV0 Parameters	i			-						
Bit	D7	D6	D5	D4	D3	D2	D1	D0			
Name				DIV0_P2	[15:8]						
Туре				Rea	d/Write						
Bit	nam	ie			Fu	nction					
7:0	DIV0_P2[1	5:8]	DIV) parameter P2, whi	ch is the numerator	of DIV0 fractional divi	sion, has 20 bits in to	otal.			
Register 49.	DIV0 Parameters	i			9						
Bit	D7	D6	D5	D4	D3	D2	D1	D0			
Name	^			DIV0_P	2[7:0]			***			
Туре				Rea	d/Write						
bit	nam	ie			Fu	nction					
7:0	DIV0_P2[7:0]	DIV) parameter P2, which	ch is the numerator	nerator of DIV0 fractional division, has 20 bits in total.					
Register 50.	DIV1 Parameters										
Bit	D7	D6	D5	D4	D3	D2	D1	D0			
Name				DIV1_P3	s[15:8]						
type					d/Write						
	-										
Bit	nam	ie			Fu	nction					
7:0	DIV1_P3[1	5:8]	DIV1	parameter P3, which	is the denominator	of DIV1 fractional divis	ion, has 20 digits in to	otal.			
Register 51.	DIV1 Parameters										
Bit	D7	D6	D5	D4	D3	D2	D1	D0			
Name		,		DIV1_P	3[7:0]			•			
type					d/Write						
	name Function										
Bit	nam	ie			Fu	nction					



Register 52.	DIV1	parameters
--------------	------	------------

Bit	D7	D6	D5	D4	D3	D2	D1	D0	
NameReserved		C	OUT1_DIV[2:0]			DIV1_DIVBY4[1:0]		DIV1_P1[17:16]	
type		Read/Write							

Bit	name	Function
7:4	OUT1_DIV[2:0] Output stage	division ratio
		000: 1 frequency division, 100: 16 frequency division
		001: 2-way, 101: 32-way
		010: 4-way, 110: 64-way
		011: 8-way, 111: 128-way
3:2	DIV1_DIVBY4[1:0]	DIV1 4-division enable
		11: 4 frequency division is effective
		00: Other frequency divisions
1:0	DIV1_P1[17:16]	DIV1 parameter P1, which is the integer division part of the divider DIV1, a total of 18 bits.

Register 53. DIV1 parameters

Bit	D7	D6	D5	D4	D3	D2	D1	D0		
Name	3	DIV1_P1[15:8]								
type		Read/Write								

Bit	name	Function
7:0	DIV1_P1[15:8]	DIV1 parameter P1, which is the integer division part of the divider DIV1, a total of 18 bits.

Register 54. DIV1 parameters

Bit	D7	D6	D5	D4	D3	D2	D1	D0		
Name		DIV1_P1[7:0]								
type		Read/Write								

Bit	name	Function
7:0	DIV1_P1[7:0]	DIV1 parameter P1, which is the integer division part of the divider DIV1, a total of 18 bits.

Register 55. DIV1 parameters

Bit	D7	D6	D5	D4	D3	D2	D1	D0		
Name		DIV1_P3[1	9:16]		DIV1_P2[19:16]					
type				Rea	ad/Write					

Bit	name	Function
7:4	DIV1_P3[19:16]	DIV1 parameter P3, which is the denominator of DIV1 fractional division, has 20 digits in total.
3:0	DIV1_P2[19:16]	DIV1 parameter P2, which is the numerator of DIV1 fractional division, has 20 digits in total.



Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name				DIV1_P2	2[15:8]			
type				Rea	d/Write			
D:								
Bit 7:0	nam					ction		
7:0	DIV1_P2[1	15:8]	DIV ²	parameter P2, which	h is the numerator of	DIV1 fractional division	on, has 20 digits in to	tal.
Register 57. [DIV1 Parameters	.						
Bit	D7	D6	D5	D4	D3	D2	D1	D0
Name				DIV1_P	2[7:0]		,	
type					d/Write			
71 -								
Bit	nan	ne			Fur	action		
7:0	DIV1_P2	[7:0]	DIV.	I parameter P2, which	h is the numerator of	DIV1 fractional divisi	on, has 20 digits in to	ıtal.
Bit Name	D7	D6	D5	D4 DIV2_P3	D3 8[15:8]	D2	D1	D0
type				Rea	d/Write			
								
			3					
Bit	nam	ne			Fun	oction		
Bit 7:0	nam DIV2_P3[DIV2	Parameter P3, which			ion, has 20 digits in to	tal.
7:0		15:8]	DIV2	Pparameter P3, which			ion, has 20 digits in to	tal.
7:0	DIV2_P3[15:8]	DIV2	⊋ parameter P3, which			ion, has 20 digits in to	tal.
7:0	DIV2_P3[15:8]			is the denominator of	f DIV2 fractional divis	Ī	
7:0 Register 59. [DIV2_P3[15:8]		D4 DIV2_P	is the denominator of	f DIV2 fractional divis	Ī	
7:0 Register 59. [Bit Name	DIV2_P3[15:8]		D4 DIV2_P	D3	f DIV2 fractional divis	Ī	
7:0 Register 59. [Bit Name	DIV2_P3[D6		D4 DIV2_P	D3 3[7:0]	f DIV2 fractional divis	Ī	
7:0 Register 59. I Bit Name type	DIV2_P3[D6	D5	D4 DIV2_P Rea	D3 3[7:0] d/Write	D2	Ī	D0
7:0 Register 59. [Bit Name type Bit 7:0	DIV2_P3[D6	D5	D4 DIV2_P Rea	D3 3[7:0] d/Write	D2	D1	D0
7:0 Register 59. I Bit Name type Bit 7:0	DIV2_P3[D6	D5	D4 DIV2_P Rea	D3 3[7:0] d/Write	D2	D1	D0
7:0 Register 59. I Bit Name type Bit 7:0 Register 60. I	DIV2_P3[D6 D6 D6	D5	D4 DIV2_P Rea	D3 3[7:0] d/Write Fun	D2 D2 Ction If DIV2 fractional divis	D1	D0 tal.



Bit	name	Function					
7:4	OUT2_DIV[2:0] Output stage divi	sion ratio					
		000: 1-way, 100: 16-way					
		001: 2-way, 101: 32-way					
		010: 4-way, 110: 64-way					
		011: 8-way, 111: 128-way					
3:2	DIV2_DIVBY4[1:0]	DIV2 4-division enable					
		11: 4 frequency division is effective					
		00: Other frequency divisions					
1:0	DIV2_P1[17:16]	DIV2 parameter P1, which is the integer division part of the divider DIV2, a total of 18 bits.					

Register 61. DIV2 parameters

Bit	D7	D6	D5	D4	D3	D2	D1	D0		
Name		DIV2_P1[15:8]								
type	Read/Write									
Bit	naı	me			Function					
7:0	DIV2_P1[15:8]	DIV2 parameter P1, which is the integer division part of the divider DIV2, a total of 18 bits.							

Register 62. DIV2 parameters

Bit	D7	D6	D5	D4	D3	D2	D1	D0		
Name		DIV2_P1[7:0]								
Туре				Rea	ad/Write					
Bit	nar	ne			Function					
7:0	DIV2_P1	DIV2_P1[7:0] DIV2 parameter P1, which is the integer division part of the divider DIV2, a total of 18 bits.						8 bits.		

Register 63. DIV2 parameters

Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name	DIV2_P3[19:16]				DIV2_P2[19:16]				
type					ad/Write				

Bit	name	Function
7:4 DIV2_P3[19:16]		DIV2 parameter P3, which is the denominator of DIV2 fractional division, has 20 digits in total.
3:0	DIV2_P2[19:16]	DIV2 parameter P2, which is the numerator of DIV2 fractional division, has 20 digits in total.

Register 64. DIV2 parameters

Bit D7 Nan	ne	D6	D5	D4	D3	D2	D1	D0		
	DIV2_P2[15:8]									
type		Read/Write								



Bit	nam	ie			Fun	ction					
7:0	DIV2_P2[1:	5:8]	DIV2	2 parameter P2, whic	h is the numerator of	DIV2 fractional division	on, has 20 digits in to	tal.			
Register 65. D	IV2 parameters										
Bit	D7	D6	D5	D4	D3	D2	D1	D0			
Name				DIV2_F	2[7:0]						
type				Re	ad/Write						
			1								
Bit	nam	ne	Function								
7:0	DIV2_P2[7	7:0]	DIV	2 parameter P2, whic	h is the numerator of	DIV2 fractional division	on, has 20 digits in to	ital.			
Register 149. Sprea	d Spectrum Parameters										
Bit D7 Nan	ne SSC_EN	D6	D5	D4	D3	D2	D1	D0			
					SSDN_P2[14:8]						
Туре				Read/Write							
bit	nam	ne	Function								
7	SSC_			1: Turn on spread spectrum							
	330_	LIN	0: Disable spread spectrum								
6:0	SSDN_P2[1	14.81		PLL1 down spread spectrum parameters P2.							
	00DN_1 Z[1	14.0]				1					
Register 150. Sprea	d spectrum parameters										
Bit D7 Nan		D6	D5	D4	D3	D2	D1	D0			
	-			SSDN_	P2[7:0]						
tuno											
type				KE	ad/Write						
Bit					Fire	ction					
7:0	nam	-				ectrum parameters P2.					
7.0	SSDN_P2[,7:0 <u>]</u>			FLL1 down spread sp	ectrum parameters F2.					
Pagistar 151 Saraa	id spectrum parameters										
Bit	D7	D6	D5	D4	D3	D2	D1	D0			
	J.	30			SSDN_P3[14:8]	52		50			
NameSSC_	MODE				35DN_P3[14.6]						
type											
.,,,,	I	Read/Write									
Bit	nam	ne			Fun	action					
7	SSC_MC					spread spectrum					
	550_ivic	- -				read spectrum					
6:0	SSDN_P3[14:81				pectrum parameter P3.					
-	I GODIA_PO[17.0]	100		op.odd 0						





Register 152. Spread	d spectrum parameters								
Bit D7 Nam	е Туре	D6	D5	D4	D3	D2	D1	D0	
				SSDN_I	P3[7:0]				
				Re	ad/Write				
Bit	nam	e			Fun	ction			
7:0	SSDN_P3[7:0]			PLL1 down spread sp	pectrum parameter P3.			
Register 153. Spread	spectrum parameters			T.	T			T:	
Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name				SSDN_	P1[7:0]				
Туре				Re	ad/Write				
Bit	nam	е			Fur	ction			
7:0	SSDN_P1[7	:0]			PLL1 down spread sp	ectrum parameters P1.			
Register 154. Sp	oread spectrum para	meters							
Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name	SSUDP[11:8] SSDN_P1[11:8]								
Туре				Re	ad/Write				
1									
Bit		na	ame			Fund	ction		
7:4		SSUDP	[11:8]		PLL1 up/down spread spectrum parameters				
3:0		SSDN_P	11:8] PLL1 down spread spectrum parameters P1.						
Register 155. Sprea	d Spectrum Parameters	:						T	
Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name				SSUDI	P [7:0]				
Туре				Re	ad/Write				
Bit	nam	e			Fur	ction			
7:0	SSUDP[7	ː0]			PLL1 up/down spread	d spectrum parameters			
Register 156. Sprea	d Spectrum Parameters	•							
Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name				SSUP_P	2[14:8]				
type				Re	ad/Write				
Bit	nam	е			Fur	ection			
7	Unuse	ed			Use	eless			
			Useless PLL1 upward spectrum parameter P2.						



Bit D7 D6 D5 D4 D3 D2 D1 D0
Type
Bit
7:0 SSUP_P2[7:0] PLL1 upward spread spectrum parameter P2. Register 158. Spread Spectrum Parameters Bit D7 D6 D5 D4 D3 D2 D1 D0 Name SSUP_P3[14:8] Bit name Function 7 Unused Useless 6:0 SSUP_P3[14:8] PLL1 upward spread spectrum parameter P3. Register 159. Spread Spectrum Parameters Bit D7 D6 D5 D4 D3 D2 D1 D0 Name SSUP_P3 [7:0]
7:0 SSUP_P2[7:0] PLL1 upward spread spectrum parameter P2. Register 158. Spread Spectrum Parameters Bit D7 D6 D5 D4 D3 D2 D1 D0 Name SSUP_P3[14:8] Type Read/Write Bit name Function 7 Unused Useless 6:0 SSUP_P3[14:8] PLL1 upward spread spectrum parameter P3. Register 159. Spread Spectrum Parameters Bit D7 D6 D5 D4 D3 D2 D1 D0 Name
Register 158. Spread Spectrum Parameters
Bit D7 D6 D5 D4 D3 D2 D1 D0 Name SSUP_P3[14:8] Type Read/Write Bit name Function 7 Unused Useless 6:0 SSUP_P3[14:8] PLL1 upward spread spectrum parameter P3. Register 159. Spread Spectrum Parameters Bit D7 D6 D5 D4 D3 D2 D1 D0 Name SSUP_P3 [7:0]
Name SSUP_P3[14:8] Type Read/Write Bit name Function 7 Unused Useless 6:0 SSUP_P3[14:8] PLL1 upward spread spectrum parameter P3. Register 159. Spread Spectrum Parameters Bit D7 D6 D5 D4 D3 D2 D1 D0 Name SSUP_P3 [7:0]
Type
Bit name Function 7 Unused Useless 6:0 SSUP_P3[14:8] PLL1 upward spread spectrum parameter P3. Register 159. Spread Spectrum Parameters Bit D7 D6 D5 D4 D3 D2 D1 D0 Name SSUP_P3 [7:0]
7 Unused Useless 6:0 SSUP_P3[14:8] PLL1 upward spread spectrum parameter P3. Register 159. Spread Spectrum Parameters Bit D7 D6 D5 D4 D3 D2 D1 D0 Name SSUP_P3 [7:0]
7 Unused Useless 6:0 SSUP_P3[14:8] PLL1 upward spread spectrum parameter P3. Register 159. Spread Spectrum Parameters Bit D7 D6 D5 D4 D3 D2 D1 D0 Name SSUP_P3 [7:0]
6:0 SSUP_P3[14:8] PLL1 upward spread spectrum parameter P3. Register 159. Spread Spectrum Parameters Bit D7 D6 D5 D4 D3 D2 D1 D0 Name SSUP_P3 [7:0]
Register 159. Spread Spectrum Parameters
Bit D7 D6 D5 D4 D3 D2 D1 D0 Name SSUP_P3 [7:0]
Bit D7 D6 D5 D4 D3 D2 D1 D0 Name SSUP_P3 [7:0]
Name SSUP_P3 [7:0]
33333(4)
Type Read/Write
Bit name Function
7:0 SSUP_P3[7:0] PLL1 upward spread spectrum parameter P3.
Register 160. Spread spectrum parameters
Bit D7 D6 D5 D4 D3 D2 D1 D0
Name SSUP_P1 [7:0]
Type Read/Write
Bit name Function
7:0 SSUP_P1[7:0] PLL1 upward spread spectrum parameters P1.
Register 161. Spread spectrum parameters
Bit D7 D6 D5 D4 D3 D2 D1 D0
Name SS_NOUT[3:0] SSUP_P1[11:8]
Type Read/Write
Type Read/Write
Type Read/Write Bit name Function

Hangzhou Relmon Technology Co.,



	0						IVIS	535 TIVI		
Register 16	5. OUT0 Initial Phase	Offset								
Bit	D7	D6	D5	D4	D3	D2	D1	D0		
Name			CLK0_PHOFF[6:0]							
Туре			ReadWrite							
Bit	nar	me		Function						
7	Reserv	ved		This bit must be set to 0						
6:0	CLK0 PHOE	F[6:0] Output clock	CLK0 initial phase	offset CLK0 PHO	FFI6:01 increases b	ov 1 that is 1LSB				
	OERO_I FIOI	T [0.0] Output Good	k CLK0 initial phase offset. CLK0_PHOFF[6:0] increases by 1, that is, 1LSB. This is equivalent to adding a delay of one quarter of the VCO cycle to the initial phase of the output clock.							
			This is equivalent to	adding a delay of one	quarter or the voo ey	ole to the initial phase t	nic output clock.			
D :	0.00741.371.181	0".								
	6. OUT1 Initial Phase		Dr.	D.(- Bo				
Bit	D7	D6	D5	D4	D3	D2	D1	D0		
Name				CLI	K1_PHOFF[6:0]					
Туре	Read/Write									
	1	T								
Bit	nan	name Function								
7	Reserv	ved	This bit must be set to 0							
6:0	CLK1_PHOF	CLK1_PHOFF[6:0] Output clock CLK1 initial phase offset. CLK1_PHOFF[6:0] increases by 1, that is, 1LSB.								
			This is equivalent to a	adding a delay of one	quarter of the VCO cyc	cle to the initial phase of	of the output clock.			
Register 16	67. OUT2 Initial Phase	e Offset								
Bit	D7	D6	D5	D4	D3	D2	D1	D0		
Name				CLI	(2_PHOFF[6:0]					
Type Read/Write										
Bit	nan	ne			Fun	ction				
7	Reserv	/ed			This bit must t	pe set to 0				
6:0	CLK2 PHOF	F[6:0] Output clock	CLK2 initial phase	offset, CLK2 PHO	FF[6:0] increases b	ov 1. that is. 1LSB.				
						cle to the initial phase o	of the output clock.			
	-	1								
Register 17	77. PLL Reset									
Bit	D7	D6	D5	D4	D3	D2	D1	D0		
					1	Reserved	<u>.</u>			
INAILIE PLL	2_RST Reserved PLI		Read/Write							
		Read/Write	Kead/Write I	хеµu/vvпте кеаd/V	rpie Read/Write Re	pau/vviite Kėad/Wri	ie.	L		
Bit	nam	e				nction				
7	PLL2_R		Writing	1 to this bit will res	set PLL2. This is a	self-clearing bit.				
6	Reserve	Reserved		reserve						

2020.06.25 Hangzhou Relmon Technology Co., Version number: V1.1 Total 39 pages Page 25

Writing 1 to this bit will reset PLL1. This is a self-clearing bit.

reserve

4:0

PLL1_RST

Reserved





Register 183. Internal crystal load capacitance

Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Name	XTAL_	_CL	Reserved						
type			Read/Write						
Bit	nan	ne	Function						
7:6	XTAL_	_CL	These two bits determine the value of the crystal's internal load capacitance.						
			00: Reserved value (not used)						
			01ÿCL=6pF						
			10ÿCL=8pF 11: CL = 10pF (commonly used)						
5:0	Reserv	ved	These 6 bits must be written as 010010b						

Register 187. Output Channel Control

Bit	D7	D6	D5	D4	D3	D2	D1	D0	
NameRese	rved XO_FANOUT		Reserved MS_FA	NOUT_	Reserved				
		IN		IN					
type	Read/Write								


Bit	name	Function			
7	Reserved	reserve			
6	XO_FANOUT_EN	XO outputs directly from the output stage, enable 1 is valid			
5	Reserved	reserve			
4	MS_FANOUT_EN	OUT1 and OUT2 can select OUT0 as input, enable 1 is valid			
3:0	Reserved	reserve			

 Hangzhou Relmon Technology Co.,
 Version number: V1.1
 2020.06.25

 Ltd. http://www.relmon.com
 Total 39 pages Page 26




MS5351M is a flexible and configurable clock generator. To make the chip output the correct clock, it is recommended to use the following configuration process
Related registers.





Functional

DescriptionMS5351M is an I2C configurable clock generator chip that can completely replace crystals, crystal oscillators, phase-locked loops, and output buffers. The chip functional block diagram is as follows:




MS5351M is mainly composed of the following modules: crystal oscillator, fractional frequency phase-locked loop PLL1 and PLL2, fractional frequency divider DIV0, DIV1 and DIV2, output stage OUT0, OUT1 and OUT2 and I2C controller. The crystal oscillator as the input stage can receive the external 25MHz to 27MHz quartz crystal signal and amplify it to the logic level to provide the reference clock for the fractional frequency phase-locked loop. The fractional frequency phase-locked loop multiplies the reference clock to a high frequency, and then the required clock is generated by the high-precision fractional divider. In addition to providing configurable output drive capability, the output stage also provides additional integer division (the integer division ratio can also be configured), which can reduce the final output frequency to 2.5kHz. In addition, the chip uses a cross switch from the input to the output of the fractional divider, so that the output of any port can select PLL1 or PLL2 as the clock source. 2.1 Input stage

The input stage of the

MS5351M uses a

fixed frequency (25MHz-27MHz) AT-section quartz crystal as the clock of the crystal oscillator.

Source. Its output provides reference for two phase-locked loops to generate asynchronous clocks. When a quartz crystal is connected to the XA/XB terminal of the MS5351M, the chip provides a configurable load capacitor, which eliminates the need for external load capacitors. The internal total XTAL load capacitor can be selected as 0, 6, 8, or 10pF. Of course, you can also choose to use an external load capacitor of no more than 6pF. In this case, the capacitance of each end of XA and XB should not be greater than 12pF.



2.2 Frequency Synthesizer

The frequency synthesizer of MS5351M adopts the architecture of fractional frequency phase-locked loop + fractional frequency divider to generate the final output clock. The phase-locked loop multiplies the low-frequency reference clock to a high frequency, and then the high-precision fractional frequency divider generates the required clock. Only two different clocks greater than 112.5MHz are allowed to be output simultaneously, but the same clock greater than 112.5MHz can be output on 3 channels at the same time, and it is also possible to output two identical clocks greater than 112MHz while outputting another different clock greater than 112.5MHz.

2.3 Output Stage

Hangzhou Relmon Technology Co., Version number: V1.1 2020.06.25




MS5351M provides an additional 2N (N is an integer from 0 to 7) division after the fractional divider, which makes MS5351M

The output clock can be as low as 2.5kHz. All three output stages can generate CMOS level outputs and share a single VDDO power supply, which can accept VDDO voltages of 1.8V, 2.5V, and 3.3V.

2.4 Spread

Spectrum When the spread spectrum function is enabled, only PLL1 can be selected as the reference clock source for the fractional divider. Spread spectrum technology is very effective in reducing electromagnetic interference. It uses a modulated signal to modulate the output clock, which reduces the signal strength originally concentrated at a certain frequency point and distributes it evenly within a certain spectrum range. MS5351M provides two modes, down-spread spectrum and center-spread spectrum, and multiple spread spectrum levels to balance system performance and anti-electromagnetic interference capabilities.



2.5 I2C Interface

Many functions of MS5351M are completed through I2C read and write registers. Read status

indication register ÿ PLL1 or

PLL2 lost lock, LOL_1 or LOL_2, REG0[6:5] Write register

ÿ Configure the fractional PLL multiplier value and the fractional divider ratio ÿ Configure


the spread spectrum mode and spread spectrum

range ÿ Configure the output clock to select PLL1 or PLL2 ÿ Set


output options: such as enabling or disabling any output, inverting or not inverting the output, output stage division ratio, output phase offset, and output

shutdown status

The I2C bus consists of a bidirectional serial data line SDA and a serial clock line SCL, as shown in the figure below. The SDA and SCL pins must be connected to pull-up resistors that comply with the I2C specification.



The I2C interface works in slave mode and has a 7-bit fixed address, as shown below. It can work in standard mode (100kbps) or fast mode (400kbps) and supports burst data transmission.



Data is transmitted from the highest bit of the 8 bits first. A write command consists of 7 slave address bits, 1 write operation bit, 8 register address bits and

Hangzhou Relmon Technology Co., Ltd. Version number: V1.1 2020.06.25



٩	burst write operation	is also shown in t	he figure below,	where each additional	data word is automaticall	y written to the register a	ddress + 1.

method is written

写操作-单字节

S | 从机地址REG[6:0] O | A | 寄存器地址REG[7:0] | A | 数据[7:0] | A | P |

写操作-突发(自动地址+1)

S 从机地址REG[6:0] 0 A 寄存器地址REG[7:0] A 数据[7:0] A 数据[7:0] A p

寄存器地址+1

1-读 □ 从机到主机

0 - 写

A - 有应答 (SDA低) 主机到从机

N - 无应答 (SDA高)

S - 开始

P - 结束

The read operation is performed in two stages, first writing the register address, and then reading the data of the corresponding address register

Indicated in the figure below.

读操作-单字节

S 从机地址REG[6:0] O A 寄存器地址REG[7:0] A P

S 从机地址REG[6:0] 1 A 数据[7:0] N P

读操作-突发(自动地址+1)

S 从机地址REG[6:0] O A 寄存器地址REG[7:0] A P

S 从机地址REG[6:0] 1 A 数据[7:0] A 数据[7:0] N P

寄存器地址+1

□ 从机到主机

1 - 读 0 - 写

主机到从机

A - 有应答(SDA低)

N - 无应答 (SDA高)

S - 开始

P - 结束

The DC and AC specifications of the I2C interface are shown in the table. The timing specifications comply with the I2C bus standard.

2.6 Design Considerations

The MS5351M requires fewer external components and the following recommendations can optimize performance.

2.6.1 Decoupling capacitors

The MS5351M has built-in power supply decoupling circuits. Low dropout (LDO) circuits are widely used internally to reduce the use of external bypass devices.

Externally, only 0.1-1uF decoupling capacitors are needed on each power pin, which should be as close to VDD and VDDO as possible.

2.6.2 Power-on sequence

The internal core circuit and output stage are powered by VDD and VDDO respectively, and the power-on time of VDDO is required to be no later than that of VDD.

2.6.3 External Quartz Crystal

Place the external quartz crystal as close to XA/XB as possible to shorten the PCB trace length. Also note that these two pins should be kept away from other

High-speed signal routing.

Version number: V1.1





2.6.4 External quartz crystal load capacitance

Internal load capacitors can be used on the XA and XB pins. When the internal load capacitors are insufficient, external load capacitors can be used.

External load capacitors should be placed as close to XA/XB as possible.


2.6.5 Unused Pins

Unused output pins CLKn (n=0,1,2) should be left floating

2.6.6 Wiring

The MS5351M provides a variety of current drive capabilities. When using the default maximum drive capability, it is recommended to use the following wiring to optimize the current.

Magnetic interference performance.





Frequency Planning

MS5351M contains two fractional-frequency phase-locked loops PLL1 and PLL2. Each phase-locked loop consists of an internal divider PLL1_DIV and

PLL2_DIV multiplies the low-frequency reference clock to a VCO frequency of 600MHz~900MHz. Each VCO can be

The fractional divider DIVn (n=0,1,2) divides the frequency to generate a clock of 320kHz~200MHz.

The output clock frequency is reduced to 2.5kHz in one step. The relationship between the output clock and the VCO clock is as follows:

In the above formula, DIVn DivideRation represents the fractional division ratio of the external divider of the phase-locked loop, and OUTn represents the integer division ratio of the output stage.

Frequency ratio, n=0,1,2.

3.1 PLL Selection

If the spread spectrum function is turned off, then both PLL1 and PLL2 can be used as the output clock source. If the spread spectrum function is turned on, then it can only be used for PLL1ÿ

3.2 Selecting the appropriate VCO frequency and division ratio

1) Taking the reference clock of 25MHz as an example, the division ratio of the internal divider PLL_DIV of the phase-locked loop can only be set to 24+1/1048575 to

36+0/1048575. This setting ensures that the VCO works in the normal frequency range.

2) The effective division ratio of the external fractional divider DIVn (n=0,1,2) can only be integers 4, 6, 8 or 8+1/1048575 to

Values between 1800+0/1048575.

3) For applications with high requirements on output clock jitter, it is recommended to set the loop external divider DIVn (n=0,1,2) to an integer. If possible,

Both the internal and external division ratios of the loop can be set to integers.

- 4) If possible, set the fractional divider DIVn (n=0,1,2) outside the loop to as many integer division ratios as possible.
- 3.3 Frequency multiplication level Phase-locked loop internal frequency multiplication (division) formula

The output frequency of this stage is:

VCOn ÿ XOÿ PLLn DivideRation .

The frequency division value is

$$PLLn \ Divide Ration \qquad \ddot{y} \ \ddot{y} \ 4 \qquad \frac{PLLn \ P \ 1[17:0] \quad \ddot{y} \ \frac{PLLn \ P \ 2[19:0]}{PLLn \ P \ 3[19:0]} }{128}$$

In the above formula, n = 1, 2. XO represents the output frequency of the crystal oscillator.

In most cases, when the division ratio PLLn When DivideRatio is an even number, set registers PLL1_INT and PLL2_INT


The jitter performance can be significantly improved. When the spread spectrum is turned on, the register PLL1_INT must be set to 0.

Hangzhou Relmon Technology Co., Ltd. Version number: V1.1 2020.06.25



3.4 Configuring Output

The figure below shows the path of the clock output and the selected clock source. The outputs of the fractional dividers DIV0-DIV2 correspond to DIV0-DIV2 respectively.



3.5 Frequency division level - Phase-locked loop external fractional frequency division formula

DIVn(n=0,1,2) can select PLL1 or PLL2 by setting register DIVn_SRC(n=0,1,2) to 0 or 1 respectively.

There are two scenarios:

1) When the output frequency is less than or equal to 150MHz, the output frequency of this level is:

The frequency division ratio is

$$DIVn \ Divide Ratio \qquad \ddot{y} \ \ddot{y} \ 4 \qquad \frac{DIVn \ P \ 2[19:0] \ \ddot{y}}{DIVn \ Divide Ratio} \qquad \ddot{3[19:0]}$$

VCOx (x = 1, 2). In the above formula, *DIVn*DivideRatio can only be integers 4, 6, 8 or 8 + 1/1048575 to 1800 + 0/1048575

The value between DIVn n in DivideRatio = 0, 1, 2. If the frequency division ratio of this stage is an even number, you can set the register

DIVn(n=0,1,2)_INT corresponding bit is equal to 1. In most cases, when the frequency division ratio DIVn When DivideRatio is an even number, set the register

Setting the corresponding bit of the device DIVn_INT(n=0,1,2) to 1 can significantly improve the jitter performance.

2) When the output frequency is greater than 150MHz, the frequency division ratio of this stage must be set to 4, and the register must be set as follows:

DIVn(n=0,1,2)_P1=0,

DIVn(n=0,1,2)_P2=0,

DIVn(n=0,1,2)_P3=1,

DIVn(n=0,1,2)_INT=1,

DIVn(n=0,1,2)_DIVBY4[1:0]=11b

3.6 Output Level Settings

After the fractional division ratio outside the phase-locked loop is set, the output stage can be set according to the desired clock.

3.6.1 Selecting a clock source for the output stage

Hangzhou Relmon Technology Co., Ltd.

The register for selecting the output stage clock source is CLKn_SRC (n=0,1,2).

Version number: V1.1 2020.06.25



CLK0 can select either the crystal oscillator output XO or the DIV0 output as the clock source for this level. CLK1 can select XO,

DIV1 and DIV0. CLK2 can select XO, DIV2 and DIV0.

3.6.2 Output stage integer division ratio setting

When the required frequency is less than 320kHz, the output frequency division register OUTn_DIV (n=0,1,2) can be set to generate 2 N (N is from 0

The final output frequency can be as low as 2.5kHz.

3.6.3 Output inversion register CLKn_INV (n=0,1,2)

In some applications, it is necessary to generate a clock with an opposite phase to another clock. In this case, you can set the register CLKn_INV=1

3.6.4 Status register for output stage shutdown

When an output is turned off, you need to set the state of the output, which can be configured as low, high, or high impedance output.

Register CLKn_DIS_STATE (n=0,1,2).

3.6.5 Unused output ports

Any unused output port can be turned off to reduce power consumption. Set register CLKn_PDN = 1 to turn it off.

3.7 Configuring Spread Spectrum Register Parameters

The spread spectrum enable register SSC_EN controls the opening and closing of the spread spectrum function. SSC_EN=1 turns on the spread spectrum function.

Each output that selects PLL1 as the clock source can enable the spread spectrum function. The MS5351M provides downward spread spectrum and center spread spectrum for selection.

The downward spread spectrum range is -0.1%--2.5%, and the center spread spectrum range is -1.5%-+1.5%. The spread spectrum modulation rate is limited to about 31.5kHz.

The following parameters must be understood before setting up spread spectrum

ÿXO —— Reference clock of phase-locked loop PLL1

ÿPLL1_DivideRatio —— Division ratio of phase-locked loop PLL1

Note: Register PLL1_INT must be set to fractional frequency mode.

Use the following formula to configure the required spread spectrum range

3.7.1 Downward Spread Spectrum

 $Need to write 4 register parameters: SSUDP[11:0], SSDN_P1[11:0], SSDN_P2[14:0], SSDN_P3[14:0] \\$

UP/DN parameters

SSUDP [11:0] Floor
$$\frac{\ddot{y}}{\ddot{y}} \frac{XO}{4 \, 31500} \frac{\ddot{y}}{\ddot{y}}$$

Intermediate variables (no registers to write):

Downward spread spectrum parameters:

2020.06.25



SSDN _ P3[14:0] ÿ 32767 ÿ 0x7FFF

Upward spread spectrum parameters:

SSUPP 10

SSUPP 20

SSUPP 31

3.7.2 Center Spread Spectrum

Need to write 7 parameters: SSUDP[11:0],

SSDN_P1[11:0],SSDN_P2[14:0],SSDN_P3[14:0],

SSUP_P1[11:0],SSUP_P2[14:0],SSUP_P3[14:0].

UP/DN parameters:

SSUDP [11:0] Floor
$$\frac{\ddot{y}}{\ddot{y}} \frac{XO}{4 \, 31500} \frac{\ddot{y}}{\ddot{y}}$$

Intermediate variables (no registers to write):

ÿ sscAMPÿ SSUDP

Up-spread spectrum parameters

Downward spread spectrum parameters:

SSDN P1[11: 0] ÿ Floor[SSDN]

SSDN _ P2[14:0] ÿ 32767ÿ[SSDN ÿ SSDN _ P1]

SSDN P3[14:0] ÿ 32767 ÿ 0x7FFF

3.8 Configuring the initial phase of the output clock

The initial phase of each output clock can be set by register $CLKn_PHOFF[6:0]$ (n=0,1,2). The phase offset parameter is an unsigned bit.

Each change of CLKn_PHOFF[6:0] by 1, i.e. 1LSB, corresponds to a change of 1/4 VCO period in the output clock delay.

formula and determine the register value according to the required initial phase offset.

CLKn PHOFF[6:0] ÿ Round (Offset ÿ 4ÿVCO)

2020.06.25




Typical application diagram

4.1 Replacement of quartz crystals, crystal oscillators and phase-locked loops

MS5351M is a universal clock generator chip, which is widely used.

Generate 3 independent clocks, as shown below:




The XA terminal can also accept the CMOS clock, in which case XB should be left floating.

4.2 HCSL-Compliant Output

When the output stage supply voltage VDDO is 2.5V, the MS5351M can be configured to be compatible with the HCSL swing. The following figure is an HCSL application scenario.


In this case, since HCSL only receives differential signals, one of the outputs must be inverted, and the register CLKn_INV (n=0,1,2) can be set.





Package outline drawing

MSOP10




0	Dimensions In	Millimeters	Dimensions	In Inches
Symbol	Min	Max	Min	Max
A	0.820	1. 100	0.032	0.043
A1	0.020	0. 150	0.001	0.006
A2	0.750	0.950	0.030	0.037
b	0. 180	0. 280	0.007	0.011
С	0.090	0. 230	0.004	0.009
D	2.900	3. 100	0.114	0. 122
е	0.50(1	BSC)	0.020	(BSC)
E	2.900	3. 100	0.114	0. 122
E1	4. 750	5. 050	0. 187	0.199
L	0.400	0.800	0.016	0. 031
θ	0°	6°	0°	6°



Seal and packaging specifications

1. Introduction to the content of the seal



MS5351M: Product Model

XXXXXX: production batch number

2. Seal Standard Requirements

Laser printing is used, the whole is centered and the font is Arial. 3. Packaging

instructions:

Model Packaging Ty	ype Piece/Reel		Roll/Box	Piece/box	Box/Carton	Piece/box
MS5351M MSOP	P10	3000	1	3000	8	24000

Hangzhou Relmon Technology Co., Ltd. Version number: V1.1 2020.06.25







MOS circuit operation precautions:

Static electricity can be generated in many places. Taking the following preventive measures can effectively prevent MOS circuits from being affected by static electricity.

Damage caused by discharge:

- 1. Operators must be grounded using an anti-static wrist strap.
- 2. The equipment casing must be grounded.
- 3. Tools used during the assembly process must be grounded.
- ${\it 4. Conductive packaging or antistatic materials must be used for packaging or transportation.}\\$





No. 1 Weiye Road, Binjiang District, Hangzhou



http://www.relmon.com

Room 701, Building 9, High-tech Software Park

Hangzhou Relmon Technology Co., Ltd. Version number: V1.1

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Generators & Support Products category:

Click to view products by Ruimeng manufacturer:

Other Similar products are found below:

5P49V5901B744NLGI 5P49V5929B502NLGI 5V49EE903-116NLGI CV183-2TPAG 8T49N004A-002NLGI 8T49N004A-039NLGI
932SV901AKLF 9FGV0631CKLF 9LRS3197AKLF 8T49N281C-019NLGI 950810CGLF 9UMS9633BKLF 9VRS4420DKILF
5P49V5927B506NLGI8 NB3H5150-01MNTXG 6INT61041NDG PL602-20-K52TC 9FGV0631CKLFT 82P33814ANLG 840021AGLF
5V49EE901-064PGGI PI6LC48C21LE ZL30245LFG7 PI6LC48L0201LIE 8T49N283C-998NLGI CY2548QC003 8T49N281C-998NLGI
8T49N283C-999NLGI ZL30163GDG2 ZL30130GGG2 5L1503L-000NVGI8 ZL30156GGG2 MAX24188ETK2 ZL30152GGG2 5L1503000NVGI8 PI6C557-01BZHIEX CY2542QC002 5P49V5901B795NLGI 5P49V5901B811NLGI PI6C557-03AQEX 5P49V5935B518LTGI
8T49N004A-013NLGI CY2547QI 5P49V5901B735NLGI 5P35023-106NLGI 5P49V5901B712NLGI 5X1503-000NLGI8 5X1503L000NLGI8 PI6LC48H02LIEX CY2545QC022