

# An Evolved EDGE PHY ASIC Supporting Soft-Output Equalization and Rx Diversity

Harald Kröll\*, Stefan Zwicky\*, Benjamin Weber\*, Christoph Roth\*, Christian Benkeser†, Andreas Burg‡ and Qiuting Huang\*

\*Integrated Systems Laboratory, ETH Zurich

†RUAG Space, Zurich

‡Telecommunication Circuits Laboratory, EPF Lausanne

**Abstract**—In this paper the first complete Evolved EDGE transceiver physical layer ASIC supporting receive diversity and soft-output Viterbi equalization is presented. It comprises transmitter and receiver with detector and a decoder with an autonomous incremental redundancy implementation. The ASIC reaches a measured sensitivity of -111.8 dBm for single antenna GSM voice channels and achieves the reference interference performance for adjacent channels 12 dB above 3GPP requirements. It occupies 6 mm<sup>2</sup> in 130 nm CMOS with a power consumption between 5 and 39 mW.

## I. INTRODUCTION

In multi-standard, LTE-enabled mobile platforms being fitted into the latest smart phones today the fallback solution outside major cities is still mostly provided by the EDGE mode, where the contrast in throughput between 100 Mb/s for LTE and 236 kb/s for EDGE is drastic in terms of user experience and service quality. Thus, improving the bottom-end of the data rate is as important as pushing the maximum further towards the Gb/s level. With potential throughput up to 1.2 Mb/s Evolved EDGE (E-EDGE) is such a standard, that fits well with LTE-enabled devices where a second antenna is already mandatory, so that E-EDGE can also freely take advantage of dual carrier or receive diversity to optimize throughput under interference dominated radio conditions. The interference suppression capability offered by receive diversity, in particular, also gives operators more flexibility to achieve a frequency re-use factor close to one, thus improving throughput and network coverage. Due to the ubiquitous coverage, such 2.75G networks, beyond providing a fallback solution for the latest smart phones, also play a key role for emerging low-bandwidth applications, such as machine-to-machine (M2M) communication or the internet of things (IoT).

However, interference cancellation and equalization algorithms for E-EDGE with Rx-diversity are prohibitively complex when implemented on dedicated DSPs, even though with the use of software-defined-radio (SDR) building-blocks they are said to be easily realizable on them in software today. However, no physical layer (PHY) has been realized to date.

Building on the first single-antenna E-EDGE receiver ASIC we presented recently [1], this contribution reports a complete PHY ASIC supporting additionally Rx-diversity, interference cancellation, soft-output Viterbi equalization (SOVE) and fully autonomous incremental redundancy (IR), as well as the necessary uplink functions of encoding, puncturing, interleaving




Fig. 1. Block diagram of RazorEDGE PHY with Receiver, Transmitter, TRX controller and configuration registers as well as attached system components.

and mapping in order to pass the correct symbols to the RF transmitter. The ASIC supports dual transfer mode (DTM), circuit- and packet-switched control- and traffic-channels up to multi-slot class 45 and 32 temporary block flows (TBFs), both the highest specified by 3GPP.

## II. PHY ARCHITECTURE

Fig. 1 shows the top-level block diagram of the PHY ASIC, which includes: TRX controller, Receiver and Transmitter. The TRX controller is the top-level controller which holds the GSM PHY finite state machine and maintains the time base. Hence, no real-time awareness is required of the application processor interacting with the PHY, facilitating system integration. The core logic is also clocked independently from the interfaces to the application processor and RFIC. Besides the RF controller, it contains a register bank, whose registers are used to control the PHY ASIC and to read and write payload data of e.g. MAC blocks. The receiver is designed to have the digital front-end (DFE) operate symbol-wise, the detector (DET) burst-wise, and the decoder (DEC) radio-block-wise. This partitioning allows local data buffers to be deployed with minimum size along the RX chain instead of a global shared memory bank with complex access schedules which often forms the power and area bottleneck.

In the DFE signal processing tasks are performed on raw samples, such as sampling-rate conversion, synchronization



computation can be further simplified (cf. (3) and Fig. 2).

$$\begin{aligned}\Gamma_k^i &= \left(\mathbf{y}_k - \hat{\mathbf{H}}\mathbf{x}_k\right)^H \hat{\mathbf{R}}^{-1} \left(\mathbf{y}_k - \hat{\mathbf{H}}\mathbf{x}_k\right) = \mathbf{d}_k^H \hat{\mathbf{R}}^{-1} \mathbf{d}_k \\ &= |d_{1,k}|^2 r_{11} + |d_{2,k}|^2 r_{22} + 2\Re(d_{1,k}^* d_{2,k} r_{12})\end{aligned}\quad (3)$$

The test symbols  $\mathbf{x}_k$  are determined by the specific branch and state, where each state has its own list of decision feedback symbols.

The branch metric unit is the block with the highest computational complexity in the equalizer. In order to achieve the required throughput for the 32QAM case at a clock frequency of 100 MHz, 4 parallel branch metric units, each containing 14 real-value multipliers are deployed. In this setup, the processing of all branches for one trellis state takes only 8 clock cycles. While the branch metric unit computes the state metric of one trellis state, convolution of  $\hat{\mathbf{H}}$  with the test symbols  $\mathbf{x}_k$  of another state is performed, in order to ensure efficient hardware utilization. The inversion of the spatial covariance is computed using a divider-free approximation.

The test symbols  $\mathbf{x}_k$  are obtained with a LUT from the hard-decision (binary) entries  $s_k$  obtained from the state history unit as shown in Fig. 2. A vector  $s_k$  is composed of the two symbols corresponding to the current trellis state and branch and the history of 6 decision feedback symbols for a channel length of 8 symbols. The state history is stored in a 32x20 bit RAM.

The dynamic range of the state metrics is kept small by subtracting the minimum state metric at every trellis stage. Furthermore, all winning state metrics are forwarded to the soft-output unit, where metrics corresponding to different hypotheses for all modulated bits are compared to obtain their respective log-likelihood ratios as shown in (1).

#### IV. DECODER AND INCREMENTAL REDUNDANCY UNIT

The decoder block of the transceiver is depicted in Fig. 3. It consists of a controller and the necessary units for decoding, depuncturing, deinterleaving and demultiplexing of MAC data blocks and a fully autonomous IR implementation. With IR, which aims at achieving a higher throughput, if decoding of a received block fails, the mobile station stores the soft values of the data block and requests a re-transmission from the base-station. Due to our dedicated hardware IR implementation the PHY ASIC is capable of doing the entire IR processing, whereas the software running the MAC layer does not need to be aware of IR processing anymore. No additional resources of the processor running the MAC layer will be occupied.

The IR controller initiates and controls the necessary operations according to the parameters extracted from the header field of a block, such as block sequence number and modulation and coding scheme. To ease memory access and control, fragmented memories were employed. We use a demultiplexing memory, a deinterleaver memory and an IR memory to store the blocks of previous transmissions as shown in Fig. 3. The dedicated IR implementation uses 50 kGE and a total memory size of 183 kbit and complies with the 3GPP throughput requirements.

The channel decoder itself comprises a 64 state Viterbi decoder and a 3GPP turbo decoder [7]. This flexible solution




Fig. 4. Measured and simulated BLER performance, single antenna for static (ST) and RX-diversity for typical urban (TU50) channel profile.




Fig. 5. Measured performance as a function of the adjacent channel power over desired channel power ratio (AC/C).

allows efficient Viterbi/turbo decoding for a variable number of trellis states, code rates and code-block lengths.

#### V. TESTBED, PERFORMANCE AND POWER CONSUMPTION

As part of a complete E-EDGE solution the ASIC was connected to an RF subsystem based on one of our RF-transceivers [8] and verified in a real-time testbed as shown in Fig. 6. The testbed comprises a PowerPC on a Virtex4 FPGA acting as application processor connected via Ethernet/SSH to a host PC. The PHY interface has been simplified that the communication to the application processor only requires a minimum of basic PHY commands. For the downlink performance evaluation either over-the-air signals are captured or sample data from R&S measurement equipment is used.

Simulated and measured frame erasure rate (FER) for voice channel (TCH/FS) and block-error rate (BLER) performance for EGPRS (MCS9) and EGPRS2 (DAS8, DAS12) modes have been assessed for sensitivity and interference scenarios. The sensitivity performance plots for single antenna on the static channel (ST) profile and RX-diversity on the TU50 channel



profile are shown in Fig. 4. The performance requirements of 0.1% FER, 10% and 30% BLER, respectively, are fulfilled for all modes and indeed exceeded by a large margin in most cases. The margin for the voice case, for example, is close to 10dB even in the single antenna measurement, which corresponds to the best reported sensitivity of any GSM receiver to date. From Fig. 4 it can also be seen that the use of RX-diversity achieves nearly the same performance in a TU50 channel profile as the single antenna receiver for the static channel. In addition to the sensitivity performance, the adjacent channel interference performance has been measured for TCH/FS and DAS5 as shown in Fig. 5. Thanks to the interference cancellation combined with the SOVE, more than 10dB margin has been achieved for GMSK and 2.5dB for DAS5 mode despite the challenge of additional ISI caused by channel filtering. Table I summarizes the performance results compared to state-of-the-art GSM/EDGE transceivers [9], [10].

The power consumption for the highest throughput EGPRS2-A mode with different time slot configurations has been measured. The highest clock frequency (104 MHz) is required when the specified maximum of 6 time slots are used or when RX-diversity is enabled. In these modes, timing margins still allow voltage to be scaled to push the power consumption from 56 mW to 39 mW (-30%) and from 41 mW to 26 mW (-36%) with and without Rx-diversity, respectively. For configurations with less than 6 timeslots both voltage and frequency scaling can be applied, leading to 5 mW for processing a single 32QAM EGPRS2-A time slot.

TABLE I. RAZOREDGE PERFORMANCE RESULTS

	3GPP	[9]	[10]	This work
<b>Sensitivity Performance [dBm] Measurement, Static ch. profile</b>				
TCH/FS (GMSK)	-102	-110.1	-111.3	<b>-111.8</b>
MCS9 (8PSK)	-86	N/A	N/A	<b>-93.6</b>
DAS8 (16QAM)	-90	N/A	N/A	<b>-101</b>
DAS12 (32QAM)	-84	N/A	N/A	<b>-92.7</b>
<b>RX-diversity sensitivity performance [dBm] Simulation</b>				
Ant. Corr. = 0, AGI = 0, DARP II, TU50nFH ch. profile, ** = 30% BLER				
TCH/FS (GMSK)	-105	N/A	N/A	<b>-111</b>
MCS9 (8PSK)	-89**	N/A	N/A	<b>-92**</b>
DAS8 (16QAM)	[t.b.d.]	N/A	N/A	<b>-102**</b>
DAS12 (32QAM)	[t.b.d.]	N/A	N/A	<b>-90**</b>
<b>Interference performance [dB] Measurement</b>				
6% FER, adjacent ch. above desired signal level (-82 dBm), TU50nFH ch. profile				
TCH/FS (GMSK)	9	N/A	N/A	<b>21</b>

## VI. CONCLUSION

The reported ASIC is the first 32-QAM capable Evolved EDGE PHY with downlink diversity. Thanks to sophisticated signal processing in all modes, it meets the standard requirements with significant margin in all modes. Specifically, it achieves the best GSM voice sensitivity in standard single antenna mode, when combined with an RF subsystem complete with antenna switches, receive SAW filters and the RFIC. At the same time, the dedicated hardware implementation maintains extremely low power consumption, fitting into a die area of 6 mm<sup>2</sup> in 130 nm SMIC. The die micrograph is shown in Fig. 6 and the main chip characteristics are summarized in Table II.

TABLE II. PHYSICAL CHARACTERISTICS

Technology / Package	SMIC 130 (0.13μm CMOS) / QFN56
Core size	6mm <sup>2</sup> (6002500μm <sup>2</sup> )
Gate count	800 kGE
RAM size	400 kbit
Supply voltage $V_{DD}$	1.2 V
Core operating frequency: $f_C$	104 MHz




Fig. 6. Testbed and die micrograph of the RazorEDGE ASIC for the single antenna case.

## REFERENCES

- [1] C. Benkeser, A. Bubenhofer, and Q. Huang, "A 4.5 mW digital baseband receiver for level-A evolved EDGE," in *Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International*. IEEE, 2010, pp. 276–277.
- [2] *Radio transmission and reception (GSM/EDGE)*, 3GPP Organizational Partners, Sophia Antipolis Valbonne, France, Nov. 2013.
- [3] J. Swift, "TMS320C642x power consumption summary," *Texas Instruments Application Report SPRAAO9D*, 2012.
- [4] J.-W. Liang, J.-T. Chen, and A. J. Paulraj, "A two-stage hybrid approach for cci/fisi reduction with space-time processing," *Communications Letters, IEEE*, vol. 1, no. 6, pp. 163–165, 1997.
- [5] C. Benkeser, S. Zwicky, H. Kröll, J. Widmer, and Q. Huang, "Efficient channel shortening for higher order modulation: Algorithm and architecture," in *ISCAS, 2012*, May 2012, pp. 2377–2380.
- [6] W. Koch and A. Baier, "Optimum and sub-optimum detection of coded data disturbed by time-varying intersymbol interference," in *GLOBECOM'90*. IEEE, 1990, pp. 1679–1684.
- [7] C. Benkeser, C. Roth, and Q. Huang, "Turbo decoder design for high code rates," in *VLSI and System-on-Chip (VLSI-SoC), 2012 IEEE/IFIP 20th International Conference on*. IEEE, 2012, pp. 71–75.
- [8] T. Dellsperger, D. Tschopp, J. Rogin, Y. Chen, T. Burger, and Q. Huang, "A quad-band class-39 rf cmos receiver for evolved edge," in *Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International*, Feb 2010, pp. 56–57.
- [9] T.-H. Wu, H.-H. Chang, S.-F. Chen, C.-S. Chiu, and Lai, "A 65-nm GSM/GPRS/EDGE SoC with integrated BT/FM," *IEEE Journal of Solid-State Circuits (JSSC)*, vol. 48, no. 5, pp. 1161–1173, May 2013.
- [10] T.-P. Hung, X. Quan, B. Sun, W. Su, G. Zhang *et al.*, "A 65nm CMOS soc with embedded HSDPA/EDGE transceiver, digital baseband and multimedia processor," in *2011 IEEE International Solid-State Circuits Conference*, 2011, pp. 368–370.