# Міністерство освіти і науки України Національний університет "Львівська політехніка"

Кафедра ЕОМ



з лабораторної роботи №3

з дисципліни: "Моделювання комп'ютерних систем" на тему: "Поведінковий опис цифрового автомата. Перевірка роботи автомата за допомогою стенда Elbert V2 - Spartan 3A FPGA."


Варіант №19

Виконав: ст.гр. КІ-201 Салагуб А. О. Прийняв: Козак Н.Б.

## Мета роботи:

На базі стенда Elbert V2 - Spartan 3A FPGA реалізувати цифровий автомат для обчислення значення виразу дотримуючись наступних вимог:

- 1. Функціонал пристрою повинен бути реалізований згідно отриманого варіанту завдання. Дивись розділ ЗАВДАННЯ.
- 2. Пристрій повинен бути ітераційним (АЛП (ALU) повинен виконувати за один такт одну операцію), та реалізованим згідно наступної структурної схеми (Малюнок 1).



Малюнок 1 - Структурна схема автомата.

#### Завдання:

BAPIAHT	ВИРА3
<u>5</u>	((1 << OP1) + OP2) - OP1

#### Виконання:

1) Створив файл MUX.vhd і реалізував у ньому мультиплексор MUX (рис.1).

```
1 library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
 3
 4 entity my MuX intf is
 5 port (
      DATA IN
                      : in std logic vector (7 downto 0);
 6
                       : in std logic_vector(1 downto 0);
 7
      IN SEL
      CONSTANT_BUS : in std_logic_vector(7 downto 0);
 8
     RAM_DATA_OUT_BUS : in std_logic_vector(7 downto 0);
 9
10
     IN SEL OUT BUS : out std logic vector (7 downto 0)
      );
11
12 end my MuX intf;
13
14 architecture my MuX arch of my MuX intf is
15
16 begin
        INSEL A MUX : process(DATA IN, CONSTANT BUS, RAM DATA OUT BUS, IN SEL)
17
18
        begin
         if(IN SEL = "00") then
19
             IN SEL OUT BUS <= DATA IN;
20
         elsif(IN SEL = "01") then
21
            IN SEL OUT BUS <= RAM DATA OUT BUS;
22
23
         else
24
             IN SEL OUT BUS <= CONSTANT BUS;
25
         end if;
        end process INSEL A MUX;
27 end my_MuX_arch;
28
```

Рис.1. Реалізація мультиплексора у файлі MUX.vhd




Симуляція роботи мультиплексора.

2) Створив файл ACC.vhd і реалізував у ньому регістр ACC (рис.2).

```
library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
 3
 4
    entity my_ACC_intf is
 5
   port (
 6
       CLOCK : in std_logic;
ACC_WR : in std_logic;
ACC_RST : in std_logic;
ACC_DATA_IN_BUS : in std_logic_vector(7 downto 0);
 7
 8
 9
10
      ACC DATA OUT BUS : out std logic vector (7 downto 0)
11
12 );
13 end my_ACC_intf;
14
15 architecture my ACC arch of my ACC intf is
16
17 signal ACC DATA : std logic vector(7 downto 0);
18
19 begin
20
21 ACC : process(CLOCK, ACC DATA)
22
       begin
23
          if (rising edge(CLOCK)) then
              if(ACC RST = '1') then
24
                ACC DATA <= "00000000";
25
              elsif (ACC WR = '1') then
26
                ACC_DATA <= ACC_DATA_IN_BUS;
27
              end if;
28
          end if;
29
          ACC DATA OUT BUS <= ACC DATA;
30
31
         end process ACC;
32
33 end my_ACC_arch;
34
```

Рис.2. Реалізація регістра ACC у файлі ACC.vhd




Симуляція роботи регістра.

3) Визначив набір необхідних операцій для виконання виразу згідно свого варіанту і реалізував АЛП(ALU) у файлі ALU.vhd з підтримкою визначеного набору операцій (рис.3).

```
1 library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
    use IEEE.NUMERIC_STD.ALL;
    use IEEE.STD LOGIC UNSIGNED.ALL;
 5
    entity my_ALU_intf is
7
    port (
       OP_CODE_BUS : in std_logic_vector(1 downto 0);
IN_SEL_OUT_BUS : in std_logic_vector(7 downto 0);
8
9
10
       ACC_DATA_OUT_BUS : in std_logic_vector(7 downto 0);
       ACC_DATA_IN_BUS : out std_logic_vector(7 downto 0)
11
12
13
    end my_ALU_intf;
14
    architecture my_ALU_arch of my_ALU_intf is
15
16
17
18
    ALU : process(OP CODE BUS, IN SEL OUT BUS, ACC DATA OUT BUS)
19
          variable A : unsigned(7 downto 0);
20
21
          variable B : unsigned(7 downto 0);
22
          A := unsigned(ACC_DATA_OUT_BUS);
23
          B := unsigned(IN_SEL_OUT_BUS);
24
26
          case (OP_CODE_BUS) is
             when "00" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(B);</pre>
27
              when "01"
                          => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A + B);
28
29
              when "10"
                          => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A - B);
              when "11" =>
30
                   case(B) is
31
                      when x"00" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A sll 0);
32
                      34
35
                       when x"04" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A sll 4);
36
                      when x"05" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A sll 5);
when x"06" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A sll 6);
when x"07" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A sll 7);</pre>
37
38
39
                      when others => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A sll 0);
40
                    end case;
41
              when others => ACC_DATA_IN_BUS <= "000000000";
42
          end case:
43
44
         end process ALU;
45
46
47 end my_ALU_arch;
```

Рис.3. Реалізація АЛП(ALU) у файлі ALU.vhd з підтримкою визначеного набору операцій.



Симуляція роботи АЛП

4) Визначив множину станів і реалізував пристрій керування (CU) у файлі CU.vhd (рис.4.).

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
 4 entity my_CU_intf is
5 port(
       CLOCK
        ENTER_OP1
                           : in std_logic;
: in std_logic;
: in std_logic;
: in std_logic;
       ENTER OP2
        CALCULATE
      RESET
       RAM_WR : out std_logic;
RAM_ADDR_BUS : out std_logic_vector(1 downto 0);
CONSTANT_BUS : out std_logic_vector(7 downto 0);
ACC_WR : out std_logic;
ACC_RST : out std_logic;
TN_STL : out std_logic;
12
       IN SEL : out std logic_vector(1 downto 0);
OP_CODE_BUS : out std_logic_vector(1 downto 0)
19
        end my_CU_intf;
      architecture my_CU_arch of my_CU_intf is
       type cu_state_type is (cu_rst, cu_idle, cu_load_opl, cu_load_op2, cu_run_calc0, cu_run_calc1, cu_run_calc2, cu_run_calc3, cu_finish);
signal cu_cur_state : cu_state_type;
signal cu_next_state : cu_state_type;
24
25
       CONSTANT_BUS <= "00000001";
30
       CU_SYNC_PROC: process (CLOCK)
32
                if (rising_edge(CLOCK)) then
   if (RESET = '1') then
     cu_cur_state <= cu_rst;</pre>
34
36
37
                            cu_cur_state <= cu_next_state;
                  end if;
38
39
40
           end process;
 41
              CUNEXT_STATE_DECODE: process (cu_cur_state, ENTER_OP1, ENTER_OP2, CALCULATE)
 42
                  --declare default state for next_state to avoid latches
cu_next_state <= cu_cur_state; --default is to stay in current state</pre>
 44
 45
                  --insert statements to decode next_state
--below is a simple example
 47
                 case(cu_cur_state) is
 48
                when cu_rst
49
50
51
52
53
54
55
56
                              cu_next_state <= cu_idle;
                     when cu_idle
                            if (ENTER_OP1 = '1') then
                            cu_next_state <= cu_load_opl;
elsif (ENTER_OP2 = '1') then</pre>
                           cu_next_state <= cu_load_op2;
elsif (CALCULATE = '1') then</pre>
        else
    cu_next_state
    end if;

when cu_load_opl =>
    cu_next_state <= cu_idle;

when cu_load_op2 =>
    cu_next_state <= cu_idle;

when cu_run_calc0 =>
    cu_next_state <= cu_run_c/

when cu_run_calc1 =>
    cu_next_state <= cu_run_c/

when cu_run_calc2 =>
    cu_next_state <= cu_run_c/

when cu_run_calc3 =>
    cu_next_state <= cu_run_c/

when cu_run_calc3 =>
    cu_next_state <= cu_fini/

when cu_finish =>
    cu_next_state <= cu_fini/

when others =>
    next_state <= cu_idl
57
                                    cu_next_state <= cu_run_calc0;
58
59
                                     cu_next_state <= cu_idle;
60
61
62
63
64
65
66
67
68
69
70
71
72
73
                               cu_next_state <= cu_run_calc1;
                               cu_next_state <= cu_run_calc2;
                               cu_next_state <= cu_run_calc3;
                               cu_next_state <= cu_finish;
                              cu_next_state <= cu_finish;
 74
 75
              end process;
```


```
CU_OUTPUT_DECODE: process (cu_cur_state)
           case(cu_cur_state) is
when cu_rst =
 83
 84
                 IN SEL
                               <= "00";
 85
                OP_CODE_BUS <= "00";
RAM_ADDR_BUS <= "00";
                OP_CODE_BUS
                               <= "00";
 86
                               <= '0';
                RAM_WR
ACC_RST
 88
 89
                ACC_WR
                               <= '0';
 90
             when cu_idle
                IN_SEL <= "00";
OP_CODE_BUS <= "00";
RAM_ADDR_BUS <= "00";
 92
 93
 94
                RAM_WR
 95
                ACC_RST
 96
                               <= '0';
                               <= '0';
 97
                ACC WR
             when cu_load_op1 =>
 98
                IN SEL
                               <= "00";
 99
                OP_CODE_BUS
100
                               <= "00";
                RAM_ADDR_BUS <= "00";
101
                               <= '1';
102
                RAM WR
                          <= '0';
                ACC_RST
103
                ACC_WR
104
             when cu_load_op2 =>
                               <= "00":
                IN_SEL
OP_CODE_BUS
106
                               <= "00";
107
                RAM_ADDR_BUS <= "01";
                RAM_ADDA__

RAM_WR <= '1',

ACC_RST <= '0';

<= '1';
108
109
110
111
             when cu_run_calc0 =>
112
                113
114
115
116
117
118
              when cu_run_calc1 =>
119
                   IN SEL
                                   <= "01":
120
                   OP_CODE_BUS
                                   <= "11";
121
                   RAM_ADDR_BUS <= "00";
122
                                   <= '0';
123
                  RAM WR
                  RAM_WR <= '0';
ACC_RST <= '0';
124
125
                  ACC_WR
                                   <= '1';
              when cu_run_calc2 =>
126
                                   <= "01";
                   IN SEL
127
                   OP CODE BUS <= "01";
128
                  RAM_ADDR_BUS <= "01";
129
                            <= '0';
<= '0';
<= '1';
130
                  RAM WR
                  ACC_RST
131
                   ACC_WR
132
              when cu_run_calc3 =>
133
                  IN SEL
                                   <= "01";
134
                   OP CODE BUS
                                   <= "10";
135
                  RAM_ADDR_BUS <= "00";
136
                 RAM_WR <= '0';
ACC_RST <= '0';
ACC_WR
137
138
139
              when cu finish =>
140
                                   <= "00";
                  IN_SEL
141
                  OP CODE BUS <= "00";
142
                   RAM_ADDR_BUS <= "00";
143
                                   <= '0';
144
                   RAM_WR
                                   <= '0';
145
                   ACC_RST
                                   <= '0';
                   ACC_WR
146
               when others =>
147
                   IN SEL
148
                   OP CODE BUS <= "00";
149
                   RAM_ADDR_BUS <= "00";
150
                   RAM_WR <= '0';
ACC_RST <= '0';
151
152
                                   <= '0';
153
                   ACC_WR
            end case;
154
         end process;
155
      end my_CU_arch;
156
157
```

Рис.4. Реалізація пристрою керування (CU) у файлі CU.vhd




Симуляція роботи керуючого автомата

5) Створив файл RAM.vhd і реалізував у ньому пам'ять пристрою (RAM) (рис.5).

```
1 library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
   use IEEE.STD LOGIC UNSIGNED.ALL;
 3
 4
  entity my RAM intf is
 5
 6 port (
   CLOCK
                    : in std logic;
 7
 8 RAM WR
                    : in std logic;
 9 RAM ADDR BUS
                    : in STD_LOGIC_VECTOR(1 downto 0);
10 RAM DATA IN BUS : in STD LOGIC VECTOR (7 downto 0);
11
   RAM DATA OUT BUS : out STD LOGIC VECTOR (7 downto 0)
12
    );
13
   end my RAM intf;
14
15
   architecture my RAM arch of my RAM intf is
16
   type ram type is array (3 downto 0) of STD LOGIC VECTOR(7 downto 0);
17
   signal RAM UNIT
18
                           : ram type;
19
20 begin
   --when reset will init const
21
22 RAM : process(CLOCK, RAM ADDR BUS, RAM UNIT)
23
        begin
          if (rising edge(CLOCK)) then
24
             if (RAM WR = 'l') then
25
                RAM UNIT (conv integer (RAM ADDR BUS)) <= RAM DATA IN BUS;
26
             end if;
27
28
         end if;
          RAM DATA OUT BUS <= RAM UNIT(conv integer(RAM ADDR BUS));
29
        end process RAM;
30
31
32
   end my RAM arch;
33
```

Рис. 5. Реалізація пам'яті пристрою (RAM) у файлі RAM. vhd



Симуляція роботи RAM

6) Створив файл OUT\_PUT\_DECODER.vhd і реалізував в ньому блок індикації (7-SEG DECODER) (рис.6).

```
1 library IEEE;
 2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.NUMERIC_STD.ALL;
 4 use IEEE.STD LOGIC UNSIGNED.ALL;
 5
 6 entity OUT_PUT_DECODER_intf is
    port (
 8 CLOCK
                    : IN STD_LOGIC;
9 RESET
                   : IN STD_LOGIC;
10 ACC_DATA_OUT_BUS : IN std_logic_vector(7 downto 0);
11
12 COMM_ONES : OUT STD_LOGIC;
13 COMM_DECS : OUT STD_LOGIC;
14 COMM_HUNDREDS : OUT STD_LOGIC;
15 SEG_A : OUT STD_LOGIC;
16 SEG_B : OUT STD_LOGIC;
17 SEG_C : OUT STD_LOGIC;
                    : OUT STD_LOGIC;
18 SEG_D
19 SEG_E
                    : OUT STD_LOGIC;
20 SEG_F
                    : OUT STD_LOGIC;
                    : OUT STD_LOGIC;
21 SEG_G
                     : OUT STD LOGIC
22
23
    end OUT_PUT_DECODER_intf;
24
26 architecture OUT_PUT_DECODER_arch of OUT_PUT_DECODER_intf is
    signal ONES_BUS : STD_LOGIC_VECTOR(3 downto 0) := "0000";
27
28 signal DECS_BUS : STD_LOGIC_VECTOR(3 downto 0) := "0001";
   signal HONDREDS_BUS : STD_LOGIC_VECTOR(3 downto 0) := "0000";
30
31
   begin
32
33
       BIN_TO_BCD : process (ACC_DATA_OUT_BUS)
            variable hex_src : STD_LOGIC_VECTOR(7 downto 0) ;
```

```
: STD LOGIC VECTOR(11 downto 0) ;
           variable bcd
35
36
        begin
           bcd
                          := (others => '0') ;
37
                          := ACC DATA OUT BUS;
           hex src
38
39
           for i in hex_src'range loop
40
              if bcd(3 downto 0) > "0100" then
41
                   bcd(3 downto 0) := bcd(3 downto 0) + "0011";
42
43
               end if :
               if bcd(7 downto 4) > "0100" then
44
                  bcd(7 downto 4) := bcd(7 downto 4) + "0011";
45
46
               end if :
               if bcd(11 downto 8) > "0100" then
47
                  bcd(11 downto 8) := bcd(11 downto 8) + "0011";
48
               end if :
49
50
51
               bcd := bcd(10 downto 0) & hex_src(hex_src'left) ; -- shift bcd + 1 new entry
               hex_src := hex_src(hex_src'left - 1 downto hex_src'right) & '0' ; -- shift src + pad with 0
52
53
           end loop ;
54
           HONDREDS_BUS
                            <= bcd (11 downto 8);
55
           DECS BUS
                          <= bcd (7 downto 4);
56
                         <= bcd (3 downto 0);
57
           ONES BUS
58
       end process BIN TO BCD;
59
60
       INDICATE : process(CLOCK)
         type DIGIT TYPE is (ONES, DECS, HUNDREDS);
62
63
                             : DIGIT_TYPE := ONES;
64
         variable CUR_DIGIT
         variable DIGIT_VAL : STD_LGGIC_VECTOR(3 downto 0) := "00000";
variable DIGIT_CTRL : STD_LOGIC_VECTOR(6 downto 0) := "00000000";
65
66
         variable COMMONS_CTRL : SID_LOGIC_VECTOR(2 downto 0) := "000";
67
68
 69
            begin
               if (rising_edge(CLOCK)) then
 70
                  if (RESET = '0') then
 71
                      case CUR DIGIT is
 72
 73
                          when ONES =>
                               DIGIT VAL := ONES BUS;
 74
                               CUR DIGIT := DECS;
 75
                               COMMONS CTRL := "001";
 76
 77
                          when DECS =>
 78
                               DIGIT_VAL := DECS_BUS;
 79
                               CUR DIGIT := HUNDREDS;
 80
                               COMMONS CTRL := "010";
                          when HUNDREDS =>
 81
                               DIGIT_VAL := HONDREDS_BUS;
 82
                               CUR DIGIT := ONES;
 83
                               COMMONS CTRL := "100";
 84
 85
                          when others =>
 86
                               DIGIT VAL := ONES BUS;
 87
                               CUR DIGIT := ONES;
                               COMMONS CTRL := "000";
 88
 89
                       end case;
 90
 91
                      case DIGIT_VAL is
                                                        --abcdefg
                          when "0000" => DIGIT CTRL := "1111110";
 92
                          when "0001" => DIGIT CTRL := "0110000";
 93
                          when "0010" => DIGIT_CTRL := "1101101";
 94
                          when "0011" => DIGIT_CTRL := "1111001";
 95
                          when "0100" => DIGIT_CTRL := "0110011";
 96
                          when "0101" => DIGIT CTRL := "1011011";
 97
                          when "0110" => DIGIT CTRL := "10111111";
 98
                          when "0111" => DIGIT CTRL := "1110000";
 99
                          when "1000" => DIGIT CTRL := "11111111";
100
                          when "1001" => DIGIT CTRL := "1111011";
101
                          when others => DIGIT_CTRL := "00000000";
102
```

```
103
                     end case;
104
                     DIGIT_VAL := ONES_BUS;
105
106
107
                     CUR DIGIT := ONES;
                     COMMONS_CTRL := "000";
108
                 end if;
109
                 COMM_ONES <= COMMONS_CTRL(0);
COMM_DECS <= COMMONS_CTRL(1);
110
111
112
                 COMM_HUNDREDS <= COMMONS_CTRL(2);
113
                SEG_A <= DIGIT_CTRL(6);
SEG_B <= DIGIT_CTRL(5);
SEG_C <= DIGIT_CTRL(4);</pre>
114
115
116
117
                 SEG D <= DIGIT_CTRL(3);
118
                 SEG E <= DIGIT CTRL(2);
                 SEG_F <= DIGIT_CTRL(1);
119
120
                  SEG_G <= DIGIT_CTRL(0);
                        <= '0';
                  DP
 121
122
123
              end if;
       end process INDICATE;
124
125
126
127 end OUT_PUT_DECODER_arch;
128
129
```

Рис.6. Реалізація блоку індикації (7-SEG DECODER) в файлі OUT\_PUT\_DECODER.vhd

7) Згенерував символи для імплементованих компонентів і створив схему у файлі Top\_level.sch (рис.7).




Рис.7. Схема з використанням імплементованих компонентів

### 8) Test bench TB\_TOPLEVEL.vhd.

```
1 LIBRARY ieee;
2 USE ieee.std logic 1164.ALL;
3 USE ieee.numeric std.ALL;
 4 LIBRARY UNISIM;
5 USE UNISIM. Vcomponents. ALL;
 6 ENTITY TOP LEVEL TOP LEVEL sch tb IS
7 END TOP LEVEL TOP LEVEL sch tb;
8 ARCHITECTURE behavioral OF TOP LEVEL TOP LEVEL sch tb IS
      COMPONENT TOP LEVEL
10
      PORT ( RESET : IN STD_LOGIC;
11
            CLOCK : IN STD LOGIC;
12
            ENTER OP1 : IN STD LOGIC;
13
            ENTER OP2 : IN STD_LOGIC;
14
15
            CALCULATE : IN STD LOGIC;
            DATA : IN STD LOGIC VECTOR (7 DOWNTO 0);
16
17
           COMM ONES : OUT STD LOGIC;
18
           COMM DECS : OUT STD LOGIC;
19
           COMM HUNDREDS : OUT STD LOGIC;
20
           SEG A : OUT STD LOGIC;
21
           SEG B : OUT STD LOGIC;
22
           SEG C : OUT STD LOGIC;
23
            SEG D : OUT STD LOGIC;
24
            SEG E : OUT STD LOGIC;
25
            SEG F : OUT STD LOGIC;
26
            SEG G : OUT STD LOGIC;
            DP : OUT STD LOGIC;
27
28
            ACC DATA OUT BUS : OUT STD LOGIC VECTOR (7 DOWNTO 0));
29
     END COMPONENT;
30
      signal opl : STD LOGIC VECTOR (7 DOWNTO 0);
31
     signal op2 : STD LOGIC VECTOR(7 DOWNTO 0);
32
     signal RESET : STD_LOGIC;
33
     signal CLOCK :
                        STD LOGIC;
34
```

```
signal ENTER_OP1 : STD_LOGIC;
signal ENTER_OP2 : STD_LOGIC;
signal CALCULATE : STD_LOGIC;
35
36
37
       signal DATA: STD_LOGIC_VECTOR (7 DOWNTO 0);
signal COMM_ONES: STD_LOGIC;
signal COMM_DECS: STD_LOGIC;
38
39
40
        signal COMM_HUNDREDS : STD LOGIC;
41
       signal SEG_A : STD_LOGIC;
signal SEG_B : STD_LOGIC;
signal SEG_C : STD_LOGIC;
signal SEG_D : STD_LOGIC;
signal SEG_E : STD_LOGIC;
signal SEG_E : STD_LOGIC;
42
43
44
45
46
       signal SEG_F : STD_LOGIC;
signal SEG_G : STD_LOGIC;
signal DP : STD_LOGIC;
47
48
       signal DP
49
        signal ACC DATA OUT BUS : STD LOGIC VECTOR (7 DOWNTO 0);
50
51
52
53
        constant CLK period: time := 1 us;
54
        constant TC_period: time := 65536 us;
55
56
57
58 BEGIN
59
60
        UUT: TOP LEVEL PORT MAP (
       RESET => RESET,
61
         CLOCK => CLOCK,
62
           ENTER_OP1 => ENTER_OP1,
63
           ENTER OP2 => ENTER OP2,
64
           CALCULATE => CALCULATE,
65
          DATA => DATA,
66
           COMM ONES => COMM ONES,
67
68
          COMM DECS => COMM DECS,
           COMM_HUNDREDS => COMM_HUNDREDS,
69
            SEG_A => SEG_A,
SEG_B => SEG_B,
 70
 71
            SEG C => SEG_C,
 72
            SEG D => SEG D,
 73
 74
           SEG E => SEG E,
 75
           SEG F => SEG F,
 76
            SEG G => SEG G,
 77
            DP => DP,
             ACC DATA OUT BUS => ACC DATA OUT BUS
 78
 79
 80
        );
 81
 82 CLK process : process
 83
       begin
             CLOCK <= 'l';
 84
             wait for CLK period/2;
 85
            CLOCK <= '0';
 86
 87
            wait for CLK period/2;
 88
        end process CLK process;
 89
 90
 91
 92
         stim proc: process
 93
         begin
        RESET <= '1';
 94
        ENTER OP1 <= '0';
 95
        ENTER OP2 <= '0';
 96
         CALCULATE <= '0';
 97
 98
        DATA <= (others => '0');
 99
         wait for 2*CLK_period;
100
         RESET <='0';
101
102
```

```
103 wait for 4*TC period;
104
      ENTER OP1 <='1';
      DATA <= opl;
105
106
      wait for 2*TC period;
107
      ENTER OP1 <='0';
108
109
      wait for 4*TC period;
110
      ENTER_OP2 <='1';
111
      DATA <= op2;
112
113
      wait for 2*TC_period;
114
       ENTER OP2 <='0';
115
116
       wait for 4*TC period;
117
       CALCULATE <= '1';
118
119
      wait for 8*TC period;
120
121
       end process stim_proc; --1.835 s
122 END;
123
```

### 9) Constraints

```
UCF for ElbertV2 Development Board
    4 CONFIG VCCAUX = "3.3";
 5
     # Clock 12 MHz
                                   LOC = P129 | IOSTANDARD = LVCMOS33 | PERIOD = 12MHz;
     NET "CLOCK"
9
    Seven Segment Display
10 #
   11
12
        NET "SEG A"
                        LOC = P117 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
13
        NET "SEG_B" LOC = P116 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
NET "SEG_C" LOC = P115 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
14
15
        NET "SEG D"
                        LOC = P113 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
LOC = P112 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
16
        NET "SEG E"
        NET "SEG_F" LOC = P111 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
NET "SEG_G" LOC = P110 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
17
        NET "SEG F"
18
                        LOC = P110 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
LOC = P114 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
19
       NET "DP"
20
21
       NET "COMM HUNDREDS"
                                      LOC = P124 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
22
                            LOC = P121 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
23
       NET "COMM DECS"
         NET "COMM ONES"
                                    LOC = P120 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
24
25
26 #
                                            DP Switches
    27
28
        NET "DATA(0)"
                               LOC = P70 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
29

        NET "DATA(0)"
        LOC = P70
        PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

        NET "DATA(1)"
        LOC = P69 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

        NET "DATA(2)"
        LOC = P68 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

        NET "DATA(3)"
        LOC = P64 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

        NET "DATA(4)"
        LOC = P63 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

        NET "DATA(5)"
        LOC = P60 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

30
31
32
33
34
```

```
NET "DATA(6)"
                       LOC = P59
                               | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
      NET "DATA (7)"
                       LOC = P58
                                | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
36
37
   38
39
                               Switches
  40
41
      NET "ENTER_OP1"
                          LOC = P80 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
42
                         LOC = P79 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
LOC = P78 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
      NET "ENTER_OP2"
43
      NET "CALCULATE"
44
      NET "RESET"
                        LOC = P75 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
45
```



Рис. 8. Часова діаграма згідно методичних вказівок

```
Перевірка:

((1 << OP1) + OP2) - OP1

OP1 => 1

OP2 => 2


((1 << 1) + 1) - 1

1 << 1 = 2

2 + 2 = 4
```

 $4 - 1 = 3_{10} = 00000011_2$ 

В результаті на всі сегменти окрім е та f подалася одиниця, тобто число 3



7-сегментний індикатор.

Висновок: На цій лабораторній роботі реалізував цифровий автомат для обчислення значення виразу та симулював його роботу.