SIC, SIC/XE Instruction Table

Mnemonic	Format	_	Effect	Notes	
ADD m	0/3/4		A < (A) + (mm+2)		_
ADDF m	3/4	58		ΧF	
ADDR r1, r2	2	90	r2 < (r2) + (r1)	X	
AND m	0/3/4	40	A < (A) & (mm+2)		
CLEAR r1	2	В4	r1 < 0	X	
COMP m	0/3/4	28	A : (mm+2)		
COMPF m	3/4		F : (mm+5)	X F	С
COMPR r1, r2	2	A0	(r1) : (r2)	X F	С
DIV m	0/3/4	24	A : (A) / (mm+2)		
DIVF m	3/4	64	F : (F) / (mm+5)	X F	
DIVR r1,r2	2	9C	(r2) < (r2) / (r1)	X	
FIX	1	C4	A < (F) [convert to integer]	X F	
FLOAT	1	C0		X F	
HIO	1	F4	Halt I/O channel number (A)	PΧ	
J m	0/3/4	3C	PC < m		
JEQ m	0/3/4		PC < m if CC set to =		
JGT m	0/3/4		PC < m if CC set to >		
JLT m	0/3/4	38	PC < m if CC set to <		
JSUB m	0/3/4	48	L < (PC); PC < m		
LDA m	0/3/4	00	A < (mm+2)		
LDB m	3/4	68	B < (mm+2)	X	
LDCH m	0/3/4	50	A [rightmost byte] < (m)		
LDF m	3/4	70	F < (mm+5)	ΧF	
LDL m	0/3/4	08	L < (mm+2)		
LDS m	3/4	6C	S < (mm+2)	X	
LDT m	3/4	74	T < (mm+2)	X	
LDX m	0/3/4	04	X < (mm+2)		
LPS m	3/4	D0	Load processor status from	PΧ	
			information beginning at		
			address m (see Section		
			6.2.1)		
MUL m	0/3/4	20	A < (A) * (mm+2)		
MULF m	3/4	60	F < (F) * (mm+5)	ΧF	
MULR r1, r2	2	98	r2 < (r2) * (r1)	X	
NORM	1	C8	F < (F) [normalized]	ΧF	
OR m	0/3/4	44	$A < (A) \mid (mm+2)$		
RD m	0/3/4	D8	A [rightmost byte] < data	P	
			from device specified by (m)		
RMO r1, r2	2	AC	r2 < (r1)	X	
RSUB	0/3/4	4C	PC < (L)		
SHIFTL r1, n	2	A4	r1 < (r1); left circular	X	
			shift n bits. {In assembled		
			instruction, r2=n-1}		
SHIFTR r1,n	2	A8	r1 < (r1); right shift n	X	
			bits with vacated bit		
			positions set equal to		
			leftmost bit of (r1).		
			{In assembled instruction,		
			r2=n-1		
SIO	1	FO	Start I/O channel number (A);	PΧ	
			address of channel program		
			is given by (S)		
SSK m	3/4	EC	Protection key for address m	PΧ	
			< (A) (see Section 6.2.4)		
STA m	0/3/4	0C	mm+2 < (A)		
STB m	3/4	78	mm+2 < (B)	X	
STCH m	0/3/4	54	m < (A) [rightmost byte]		
STF m	3/4	80	mm+5 < (F)	X	

STI m	3/4	D4	<pre>Interval timer value < (mm+2) (see Section 6.2.1)</pre>	P	Χ	
STL m	0/3/4	14	mm+2 < (L)			
STS m	3/4	7C	mm+2 < (S)		Χ	
STSW m	0/3/4	E8	mm+2 < (SW)	Р		
STT m	3/4	84	mm+2 < (T)		Χ	
STX m	0/3/4	10	mm+2 < (X)			
SUB m	0/3/4	1C	A < (A) - (mm+2)			
SUBF m	3/4	5C	F < (F) - (mm+5)		Χ	F
SUBR r1,r2	2	94	r2 < (r2) - (r1)		Χ	
SVC n	2	В0	Generate SVC interrupt. {In		Χ	
			assembled instruction, r1=n}			
TD m	0/3/4	ΕO	Test device specified by (m)	P		С
TIO	1	F8	Test I/O channel number (A)	Р	Χ	С
TIX m	0/3/4	2C	X < (X) + 1; (X) : (mm+2)			С
TIXR r1	2	В8	X < (X) + 1; (X) : (r1)		Χ	С
WD m	0/3/4	DC	Device specified by (m) < (A)	P		
			<pre>[rightmost byte]</pre>			

Notes column:

- P
- Privileged instruction
 Instruction available only on SIC/XE version X
- Floating point instructions F
- C Condition code CC set to indicate result of operation (one of <, =, or >). That is when such an instruction, for instance "COMP m" executes, the result of (A):(m..m+2)

From Systems Programming by Leland Beck, 3rd edition, pages 497-498