Synthesis Report

	<u> </u>
Testbench	Pass (Pass/Failed)
Clock Cycle	10.0 (ns)
Cell Area	37487.079181 (Please report Total cell area)
Total Time	11420.00 ns (ns)
Area*Time	

Synthesis No-latch (screenshot)

Register Name =============	Type ========	Width ======	Bus =====	 ==:	MB ====	 ===	AR ====	 ===	AS ====	 ===	SR ====	 ==:	SS ====	 ==:	S ==
busy_reg	Flip-flop	1	N	\perp	Ν	1	Υ	Τ	N	1	N	1	N	1	Ν
valid_reg	Flip-flop	1	N	-	N		Υ	1	N		N	-	N	-	Ν
received_segments_reg	Flip-flop	5	Y		N		Υ		N		N	-	N	-	N
data_buffer_reg	Flip-flop	128	Y	-	N	1	Υ	1	N		N	1	N	-1	N
iot_out_reg	Flip-flop	128	Y		N		Υ	1	N		Ν	1	N	1	Ν
esto compilation comp ^r rrent design is now ',			/b0914	12,	/ICE)2(924/	Ί	CD_F	HW3	3/02	2_:	SYN,	/I	ОΤ

Synthesis slack (screenshot)

clock clk (rise edge)	10.00	10.00
clock network delay (ideal)	1.00	11.00
clock uncertainty	-0.10	10.90
iot_out_reg[10]/CK (DFFRXL)	0.00	10.90 r
library setup time	-0.14	10.76
data required time		10.76
data required time		10.76
data arrival time		-10.73
slack (MET)		0.03