



US 20220368319A1

(19) **United States**(12) **Patent Application Publication**
LU et al.(10) **Pub. No.: US 2022/0368319 A1**(43) **Pub. Date: Nov. 17, 2022**(54) **LEVEL SHIFTER****Publication Classification**(71) Applicant: **AU Optronics Corporation,**
HSIN-CHU (TW)(51) **Int. Cl.****H03K 3/356** (2006.01)**H03K 19/0185** (2006.01)**H03K 17/10** (2006.01)(72) Inventors: **Yi-Chen LU**, HSIN-CHU (TW);
Hsu-Chi LI, HSIN-CHU (TW); **Yi-Jan CHEN**, HSIN-CHU (TW); **Boy-Yiing JAW**, HSIN-CHU (TW); **Chin-Tang CHUANG**, HSIN-CHU (TW);
Chung-Hung CHEN, HSIN-CHU (TW)(52) **U.S. Cl.**CPC **H03K 3/356113** (2013.01); **H03K 19/018521** (2013.01); **H03K 17/102** (2013.01)

(57)

ABSTRACT

A level shifter includes a buffer circuit, a first shift circuit, and a second shift circuit. The buffer circuit provides a first signal and a first inverted signal to the first shift circuit, such that the first shift circuit provides a second signal and a second inverted signal to the second shift circuit. The second shift circuit generates a plurality of output signals according to the second signal and the second inverted signal. The first shift circuit includes a plurality of first stacking transistors and a first voltage divider circuit. The first voltage divider circuit is electrically coupled between a first system high voltage terminal and a system low voltage terminal. The first voltage divider circuit is configured to provide a first inner bias to gate terminals of the first stacking transistors.

(21) Appl. No.: **17/517,093**(22) Filed: **Nov. 2, 2021**(30) **Foreign Application Priority Data**

May 12, 2021 (TW) 110117124

