

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0244821 A1 Li et al.

Jul. 18, 2024 (43) Pub. Date:

(54) SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR FORMING THE SAME

- (71) Applicant: Fujian Jinhua Integrated Circuit Co., Ltd., Quanzhou City (CN)
- (72) Inventors: Yu-Hsien Li, Quanzhou City (CN); Xiaobing Chen, Quanzhou City (CN); Daochu Wu, Quanzhou City (CN)
- (73) Assignee: Fujian Jinhua Integrated Circuit Co., Ltd., Quanzhou City (CN)
- (21) Appl. No.: 18/203,048
- (22)Filed: May 29, 2023

(30)Foreign Application Priority Data

Jan. 18, 2023	(CN)	202310073123.7
Jan. 18, 2023	(CN)	202320148690.X

Publication Classification

- (51) Int. Cl. H10B 12/00 (2006.01)
- U.S. Cl. CPC H10B 12/31 (2023.02); H10B 12/033 (2023.02)

(57)ABSTRACT

A semiconductor memory device includes a substrate, a plurality of bottom electrodes arranged on the substrate along a row direction and a column direction to form an array. The row direction and the column direction are perpendicular. A supporting layer is disposed on the substrate and in direct contact with the bottom electrodes to support the bottom electrodes. At least a first slit, at least a second slit, and at least a third slit that extend along different directions are formed in the supporting layer and partially expose sidewalls of the bottom electrodes.

