

# (19) United States

## (12) Patent Application Publication (10) Pub. No.: US 2024/0244850 A1 **Tseng**

Jul. 18, 2024 (43) **Pub. Date:** 

#### (54) MEMORY DEVICE FOR REDUCING THERMAL CROSSTALK

(71) Applicant: Taiwan Semiconductor Manufacturing Company, Ltd., Hsinchu (TW)

(72) Inventor: Yuan-Tai Tseng, Zhubei City (TW)

(21) Appl. No.: 18/586,657

(22) Filed: Feb. 26, 2024

### Related U.S. Application Data

(62) Division of application No. 17/412,345, filed on Aug. 26, 2021, now Pat. No. 11,950,434.

#### **Publication Classification**

(2006.01)

(51) Int. Cl. H10B 63/00 (2006.01)H10N 70/00 (2006.01)H10N 70/20

(52) U.S. Cl.

CPC ...... H10B 63/84 (2023.02); H10N 70/063 (2023.02); H10N 70/068 (2023.02); H10N 70/231 (2023.02)

#### (57)**ABSTRACT**

The present disclosure relates to an integrated chip including a first word line and a second word line adjacent to the first word line. The first word line and the second word line both extend along a first direction. A first memory cell is over the first word line and a second memory cell is over the second word line. A first bit line extends over the first memory cell, over the second memory cell, and along a second direction transverse to the first direction. A first dielectric layer is arranged between the first memory cell and the second memory cell. The first dielectric layer extends in a first closed loop to form and enclose a first void within the first dielectric layer. The first void laterally separates the first memory cell from the second memory cell.

