



(19) **United States**

(12) **Patent Application Publication**
LEE et al.

(10) **Pub. No.: US 2024/0223172 A1**

(43) **Pub. Date: Jul. 4, 2024**

(54) **DUTY CYCLE CORRECTION CIRCUIT AND
DUTY CYCLE CORRECTING METHOD**

(71) Applicant: **YANGTZE MEMORY
TECHNOLOGIES CO., LTD.**, Wuhan
(CN)

(72) Inventors: **Byoungwoon LEE**, Wuhan (CN); **Jian
LUO**, Wuhan (CN); **Hang SONG**,
Wuhan (CN)

(21) Appl. No.: **18/404,710**

(22) Filed: **Jan. 4, 2024**

Related U.S. Application Data

(63) Continuation of application No. PCT/CN2023/
082098, filed on Mar. 17, 2023.

(60) Provisional application No. 63/436,449, filed on Dec.
30, 2022.

Publication Classification

(51) **Int. Cl.**
H03K 5/156 (2006.01)
G11C 7/22 (2006.01)
(52) **U.S. Cl.**
CPC **H03K 5/1565** (2013.01); **G11C 7/222**
(2013.01)

(57) **ABSTRACT**

A duty cycle correction circuit and a duty cycle correction method are disclosed. The disclosed duty cycle correction circuit can comprise at least one low pass filter configured to convert a clock signal to a voltage, and a voltage comparator configured to compare the voltage with a reference voltage to output a comparison signal. The disclosed duty cycle correction circuit can further comprise a controller configured to select, based on the comparing voltage, a duty cycle correction method from a first method and a second method different from the first method. The disclosed duty cycle correction circuit can further comprise a duty regulator configured to perform a duty tuning operation to adjust a duty of the clock signal using the selected duty cycle correction method.

300

