

# (19) United States

## (12) Patent Application Publication (10) Pub. No.: US 2022/0360269 A1 SAHU et al.

Nov. 10, 2022 (43) **Pub. Date:** 

### (54) PHASE-LOCKED LOOP (PLL) WITH DIRECT FEEDFORWARD CIRCUIT

(71) Applicant: TEXAS INSTRUMENTS **INCORPORATED**, Dallas, TX (US)

(72) Inventors: **Debapriya SAHU**, Bengaluru (IN); Rittu SACHDEV, Bengaluru (IN)

(21) Appl. No.: 17/865,808

(22) Filed: Jul. 15, 2022

## Related U.S. Application Data

(63) Continuation of application No. 17/146,510, filed on Jan. 12, 2021, now Pat. No. 11,418,201, which is a continuation of application No. 16/219,067, filed on Dec. 13, 2018, now Pat. No. 10,924,123.

#### **Publication Classification**

(51) Int. Cl. H03L 7/093 (2006.01)H03L 7/083 (2006.01)H03L 7/095 (2006.01)

U.S. Cl. (52)CPC ...... H03L 7/093 (2013.01); H03L 7/083 (2013.01); **H03L** 7/**095** (2013.01)

#### (57)ABSTRACT

A phase-locked loop (PLL) device includes: 1) a detector configured to output an error signal to indicate a phase offset between a feedback clock signal and a reference clock signal; 2) a charge pump coupled to the detector and configured to output a charge pump signal based on the error signal; 3) an integrator with a feedback path, an input node, a reference node, and an output node, wherein the input node is coupled to the charge pump and receives the charge pump signal; 4) a voltage-controlled oscillator (VCO) coupled to the output node of the integrator via a resistor; and 5) a feedforward circuit coupled directly to the detector and configured to apply an averaged version of the error signal to correct a voltage level received by the VCO.



