

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0213988 A1

Jun. 27, 2024 (43) **Pub. Date:**

(54) SYSTEMS FOR AND METHODS OF JITTER REDUCTION

(71) Applicant: Avago Technologies International Sales Pte. Limited, Singapore (SG)

(72) Inventors: Amiad DVIR, Irvine, CA (US); Sourigno OUTSAMA, Santa Rosa, CA (US); Da XIA, San Jose, CA (US); Vitaly ZBOROVSKI, Herzliya Pituah

(73) Assignee: Avago Technologies International

Sales Pte. Limited, Singapore (SG)

(21) Appl. No.: 18/146,677

(22) Filed: Dec. 27, 2022

Publication Classification

(51) Int. Cl. H03L 7/081 (2006.01)H03L 7/099 (2006.01)

U.S. Cl. CPC H03L 7/0814 (2013.01); H03L 7/0998 (2013.01)

(57)**ABSTRACT**

A system for controlling jitter includes a first phase interpolator, a second phase interpolator, a first circuit configured to receive a first signal provided to the first phase interpolator, a second circuit configured to receive a second signal provided to the second phase interpolator, and a third circuit configured to provide a phase control signal in response to the first signal and the second signal. The first signal represents a first phase adjustment, and the second signal represents a second phase adjustment.

