

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0213100 A1 Ghosh et al.

Jun. 27, 2024 (43) **Pub. Date:**

(54) METAL GATE CUT WITH HYBRID MATERIAL FILL

(71) Applicant: Intel Corporation, Santa Clara, CA

(72) Inventors: Swapnadip Ghosh, Hillsboro, OR

(US); Yulia Gotlib, Hillsboro, OR (US); Chiao-ti Huang, Portland, OR (US); Bishwajit Debnath, Hillsboro, OR (US); Anupama Bowonder, Portland, OR (US); Matthew J. Prince,

Portland, OR (US)

(73) Assignee: Intel Corporation, Santa Clara, CA (US)

(21) Appl. No.: 18/087,879

Dec. 23, 2022 (22) Filed:

Publication Classification

(51) Int. Cl. H01L 21/8238 (2006.01)(2006.01)H01L 21/28 H01L 27/092 (2006.01)H01L 29/06 (2006.01)

H01L 29/423 (2006.01)H01L 29/66 (2006.01)H01L 29/775 (2006.01)

(52) U.S. Cl.

CPC H01L 21/823878 (2013.01); H01L 21/28123 (2013.01); H01L 21/823807 (2013.01); H01L 21/823828 (2013.01); H01L 27/092 (2013.01); H01L 29/0673 (2013.01); H01L 29/42392 (2013.01); H01L 29/66439 (2013.01); H01L 29/775 (2013.01); H01L 24/16 (2013.01); H01L 2224/16225 (2013.01)

(57)ABSTRACT

Techniques are provided herein to form semiconductor devices that include one or more gate cuts having a hybrid material structure. A semiconductor device includes a gate structure around or otherwise on a semiconductor region. The gate structure includes a gate dielectric and a gate electrode. The gate structure may be interrupted, for example, between two transistors with a gate cut that includes a hybrid structure having both a low-k dielectric material and a high-k dielectric material. The gate cut includes an outer layer having a high-k dielectric material and a dielectric fill on the dielectric layer having a low-k dielectric material. The inclusion of low-k dielectric material reduces the parasitic capacitance between adjacent conductive layers around or within the gate cut.

