

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0223205 A1

SHIVASUBRAMANIYARAJAN et al. (43) **Pub. Date:**

Jul. 4, 2024

(54) AREA-EFFICIENT AND MODERATE CONVERSION TIME ANALOG TO DIGITAL **CONVERTER (ADC)**

(71) Applicant: SanDisk Technologies LLC, Addison, TX (US)

(72) Inventors: V.M. SHIVASUBRAMANIYARAJAN, Bangalore (IN); ASWANI KRISHNA ADDAGALLA, Bangalore (IN): PRADEEP ANANTULA, Bangalore (IN)

(21) Appl. No.: 18/354,370

(22) Filed: Jul. 18, 2023

Related U.S. Application Data

(60) Provisional application No. 63/435,679, filed on Dec. 28, 2022.

Publication Classification

(51) Int. Cl. H03M 1/20 (2006.01)H03M 1/18 (2006.01)H03M 7/32 (2006.01)

(52) U.S. Cl. CPC H03M 1/203 (2013.01); H03M 1/182 (2013.01); H03M 7/3004 (2013.01)

(57)ABSTRACT

Systems and methods for converting an input analog signal to a digital representation thereof. A method includes determining an input analog signal voltage range of the input analog signal, and splitting the input analog signal voltage range into n+1 sub-ranges, n being a number of splits in the input analog signal voltage range. The method also includes assigning a respective N-bit coarse digital code i to each sub-range. The method also includes identifying the input analog signal with a corresponding sub-range, the corresponding sub-range having respective digital code i. A delta-sigma operation is performed on the input analog signal using upper and lower reference voltages of the corresponding sub-range that the input analog signal is identified with, to produce the digital representation.

