



US 20220376680A1

(19) **United States**

(12) **Patent Application Publication**  
**GURUMANI et al.**

(10) **Pub. No.: US 2022/0376680 A1**

(43) **Pub. Date: Nov. 24, 2022**

(54) **HIGH-RATE DECIMATION FILTER WITH LOW HARDWARE COMPLEXITY**

(71) Applicant: **Hughes Network Systems, LLC**,  
Germantown, MD (US)

(72) Inventors: **Santharam GURUMANI**, Frederick,  
MD (US); **James Patrick LYKINS**,  
Darnestown, MD (US); **Bala**  
**SUBRAMANIAM**, Potomac, MD (US)

(73) Assignee: **Hughes Network Systems, LLC**,  
Germantown, MD (US)

(21) Appl. No.: **17/510,607**

(22) Filed: **Oct. 26, 2021**

**Related U.S. Application Data**

(60) Provisional application No. 63/190,721, filed on May 19, 2021.

**Publication Classification**

(51) **Int. Cl.**  
**H03H 17/02** (2006.01)  
**H04B 7/185** (2006.01)  
**H04L 12/66** (2006.01)  
**H04B 1/16** (2006.01)  
(52) **U.S. Cl.**  
CPC ..... **H03H 17/0227** (2013.01); **H04B 7/185**  
(2013.01); **H04L 12/66** (2013.01); **H04B 1/16**  
(2013.01); **H03H 2017/0081** (2013.01)

(57) **ABSTRACT**

A Finite Impulse Response (FIR) filter that reduces the complexity of the hardware required for a filter with a high decimation factor while achieving similar performance of prior art poly-phase filters of greater complexity. The FIR filter includes a small number of multiply-and-accumulate (MAC) units connected in parallel to each other between an input stream and an output stream. The MAC units are provided with coefficients from a memory. In an example implementation, the memory is addressed by a counter and the output of the memory selected by a multiplexer for supplying the coefficients.

