

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0213157 A1 Yang et al.

Jun. 27, 2024 (43) Pub. Date:

(54) GRAPHENE BARRIER LAYER

(71) Applicant: Taiwan Semiconductor Manufacturing Co., Ltd., Hsinchu (TW)

(72) Inventors: Shin-Yi Yang, New Taipei City (TW); Ming-Han Lee, Taipei City (TW); Shau-Lin Shue, Hsinchu (TW)

(21) Appl. No.: 18/600,197

(22) Filed: Mar. 8, 2024

Related U.S. Application Data

(60) Continuation of application No. 17/556,134, filed on Dec. 20, 2021, now Pat. No. 11,929,326, which is a division of application No. 16/571,279, filed on Sep. 16, 2019, now Pat. No. 11,205,618.

Publication Classification

(51) Int. Cl. H01L 23/532 (2006.01)H01L 21/324 (2006.01)H01L 21/768 (2006.01)H01L 23/522 (2006.01)

(52) U.S. Cl. CPC H01L 23/53238 (2013.01); H01L 21/324 (2013.01); H01L 21/76876 (2013.01); H01L 23/5226 (2013.01)

(57)ABSTRACT

Interconnect structures and method of forming the same are disclosed herein. An exemplary interconnect structure includes a first contact feature in a first dielectric layer, a second dielectric layer over the first dielectric layer, a third dielectric layer over the second dielectric layer, a second contact feature extending through the second dielectric layer and the third dielectric layer, and a graphene layer between the second contact feature and the third dielectric layer.

