

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0215247 A1

Jun. 27, 2024 (43) **Pub. Date:**

(54) SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE

(71) Applicant: **SK hynix Inc.**, Icheon-si Gyeonggi-do

(KR)

Inventor: Ki Hong LEE, Icheon-si Gyeonggi-do

Assignee: SK hynix Inc., Icheon-si Gyeonggi-do

(KR)

(21) Appl. No.: 18/601,068

(22) Filed: Mar. 11, 2024

Related U.S. Application Data

(62) Division of application No. 17/372,128, filed on Jul. 9, 2021, now Pat. No. 11,956,960.

(30)Foreign Application Priority Data

(KR) 10-2021-0008768 Jan. 21, 2021

Publication Classification

(51) Int. Cl. H10B 43/27 (2006.01)H10B 41/10 (2006.01)H10B 41/27 (2006.01)H10B 43/10 (2006.01)

(52) U.S. Cl. CPC H10B 43/27 (2023.02); H10B 41/10 (2023.02); H10B 41/27 (2023.02); H10B 43/10 (2023.02)

ABSTRACT (57)

A semiconductor device includes a gate stack with conductive layers and insulating layers that are stacked alternately with each other, a first channel pattern passing through the gate stack, a second channel pattern coupled to the first channel pattern, the second channel pattern protruding above a top surface of the gate stack, an insulating core formed in the first channel pattern, the insulating core extending into the second channel pattern, a gate liner with a first portion that surrounds a top surface of the gate stack and a second portion that surrounds a portion of a sidewall of the second channel pattern, and a barrier pattern coupled to the gate liner, the barrier pattern surrounding a remaining portion of the sidewall of the second channel pattern.

