



US 20220360268A1

(19) **United States**(12) **Patent Application Publication**
Yang(10) **Pub. No.: US 2022/0360268 A1**(43) **Pub. Date: Nov. 10, 2022**(54) **ALL-DIGITAL PHASE-LOCKED LOOP AND
CALIBRATION METHOD THEREOF**(52) **U.S. CL.**CPC *H03L 7/085* (2013.01); *H03L 7/0991*
(2013.01); *H03L 2207/50* (2013.01)(71) Applicant: **Realtek Semiconductor Corp.,**
HsinChu (TW)(72) Inventor: **Yu-Che Yang,** HsinChu (TW)(73) Assignee: **Realtek Semiconductor Corp.,**
HsinChu (TW)(21) Appl. No.: **17/739,197**(22) Filed: **May 9, 2022**(30) **Foreign Application Priority Data**

May 10, 2021 (TW) 110116671

Publication Classification(51) **Int. CL.***H03L 7/085* (2006.01)*H03L 7/099* (2006.01)(57) **ABSTRACT**

An all-digital phase-locked loop (ADPLL) and a calibration method thereof are provided. The ADPLL includes a digitally controlled oscillator (DCO), a time-to-digital converter (TDC) coupled to the DCO, and a normalization circuit coupled to the TDC. The DCO is configured to generate a clock signal according to a frequency control signal. The TDC is configured to generate a digital output signal according to a phase error between the clock signal and a reference signal. The normalization circuit is configured to convert the digital output signal into a clock phase value according to a gain parameter. More particularly, the normalization circuit may modify the gain parameter according to a phase error value between the clock phase value and a reference phase value.

