



(19) **United States**

(12) **Patent Application Publication**
Jennings

(10) **Pub. No.: US 2024/0178843 A1**

(43) **Pub. Date: May 30, 2024**

(54) **METHODS AND APPARATUS FOR PROVIDING A HIGH-SPEED UNIVERSAL SERIAL BUS (USB) INTERFACE FOR A FIELD-PROGRAMMABLE GATE ARRAY (FPGA)**

Publication Classification

(51) **Int. Cl.**
H03K 19/17724 (2006.01)
G06F 13/42 (2006.01)
(52) **U.S. Cl.**
CPC ... H03K 19/17724 (2013.01); **G06F 13/4282** (2013.01); **G06F 2213/0042** (2013.01)

(71) Applicant: **GOWIN Semiconductor Corporation**,
GuangZhou (CN)

(72) Inventor: **Grant Thomas Jennings**, Austin, TX
(US)

(73) Assignee: **GOWIN Semiconductor Corporation**,
GuangZhou, GD (CN)

(21) Appl. No.: **18/536,216**

(22) Filed: **Dec. 11, 2023**

Related U.S. Application Data

(63) Continuation of application No. 17/318,788, filed on
May 12, 2021, now Pat. No. 11,843,376.

(57) **ABSTRACT**

A system containing a host and a device having a field-programmable gate array (“FPGA”) is disclosed. The system includes a set of configurable logic blocks (“LBs”), a bus, and a Universal Serial Bus (“USB”) interface. The configurable LBs, in one aspect, are able to be selectively programmed to perform one or more logic functions. The bus contains a P-channel and an N-channel operable to transmit signals in accordance with a high-speed USB protocol. The USB interface is configured to include a first differential comparator operable to identify a logic zero state at the P-channel and a second differential comparator operable to identify a logic zero state at the N-channel.

