

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2023/0231578 A1 SFORZIN et al.

Jul. 20, 2023 (43) **Pub. Date:**

(54) METHOD AND SYSTEM FOR ON-ASIC ERROR CONTROL DECODING

(71) Applicant: Micron Technology, Inc., Boise, ID

Inventors: Marco SFORZIN, Boise, ID (US); Paolo AMATO, Boise, ID (US)

(73)Assignee: Micron Technology, Inc., Boise, ID (US)

Appl. No.: 17/894,777 (21)

(22) Filed: Aug. 24, 2022

Related U.S. Application Data

(60) Provisional application No. 63/301,020, filed on Jan. 19, 2022.

Publication Classification

(51) **Int. Cl.** H03M 13/15 (2006.01)H03M 13/00 (2006.01)

(52) U.S. Cl. CPC H03M 13/159 (2013.01); H03M 13/617 (2013.01)

(57)**ABSTRACT**

There are provided methods and systems for on-ASIC error control coding for verifying the integrity of data from a memory. For example, there is provided a method for encoding data into a beat. The method can be executed by a digital system configured to receive the data and construct the beat. The method includes assembling, by the digital system, a plurality of words consecutively. The plurality of words can include a first set of words in which each word has a length W, where W is the beat width. The plurality of words can further include a second set of words in which each word has a length that is smaller or equal to W. The method can further include constructing a parity word of length W, wherein each bit in the parity word is a parity associated with a distinct word in the first and second set of words. The method further includes adding the parity word to the plurality of words to form the beat.

200

