



(12) **Patent Application Publication**  
**PERROTT et al.**

(43) **Pub. Date:** **Dec. 22, 2022**

(52) U.S. Cl.

CPC ..... **H03L 7/26** (2013.01); **H03K 5/00006**  
(2013.01); **H03K 3/011** (2013.01); **G04F 5/14**  
(2013.01); **G06F 1/04** (2013.01)

(57) **ABSTRACT**

A system comprises a digital processing circuit, a frequency modulator, an amplitude modulator, and an adder. The digital processing circuit receives an input signal and a correlation signal and generates a frequency tuning parameter and an amplitude modulation parameter. The frequency modulator generates a frequency modulation signal and the correlation signal. The amplitude modulator receives the amplitude modulation parameter and generates an amplitude modulation signal. The adder receives the frequency tuning parameter and the frequency modulation signal and generates a control signal. In some implementations, the system further comprises a DC feedback circuit that receives the input signal and generates a DC compensation signal. In some implementations, the system further comprises a temperature sensor, a temperature compensation circuit, and a second adder.

(22) Filed: **Apr. 28, 2022**

### Related U.S. Application Data

(60) Provisional application No. 63/213,590, filed on Jun. 22, 2021.

### Publication Classification

(51) **Int. Cl.**  
*H03L 7/26* (2006.01)  
*H03K 5/00* (2006.01)  
*H03K 3/011* (2006.01)

