

US 20240235578A9

(19) United States

(12) Patent Application Publication Rapalli et al.

(54) ERROR PROTECTION FOR MANAGED MEMORY DEVICES

(71) Applicant: **Micron Technology, Inc.**, Boise, ID

(72) Inventors: Chandrakanth Rapalli, Hyderabad (IN); Yoav Weinberg, Toronto (CA); Tal Sharifie, Lehavim (IL)

(21) Appl. No.: 18/048,284

(22) Filed: Oct. 20, 2022

Prior Publication Data

- (15) Correction of US 2024/0134740 A1 Apr. 25, 2024 See (22) Filed.
- (65) US 2024/0134740 A1 Apr. 25, 2024

Publication Classification

(51) Int. Cl. *H03M 13/09* (2006.01) *H03M 13/00* (2006.01) (10) Pub. No.: US 2024/0235578 A9

(48) **Pub. Date: Jul. 11, 2024 CORRECTED PUBLICATION**

(52) **U.S. Cl.** CPC *H03M 13/095* (2013.01); *H03M 13/611* (2013.01)

(57) ABSTRACT

Methods, systems, and devices for error protection for managed memory devices are described. In some examples, a memory system may receive data units from a host device. The data units may include respective sets of parity bits, and the memory system may perform an error detection operation on the data units. A first controller of the memory system may generate a protocol unit using data (e.g., a subset of data) from the data units. The protocol unit may include a set of parity bits (e.g., a different set of parity bits), and a second controller of the memory system may perform an error detection operation on the protocol unit. The second controller of the memory system may generate a data storage unit using data (e.g., a subset of data) from the protocol unit, and may store the data unit and another set of parity bits to a memory device.

