



US 20240223170A1

(19) **United States**
(12) **Patent Application Publication** (10) **Pub. No.: US 2024/0223170 A1**
PERROTT (43) **Pub. Date: Jul. 4, 2024**

(54) **FREQUENCY MULTIPLIER CALIBRATION**

(52) **U.S. Cl.**

(71) Applicant: **TEXAS INSTRUMENTS
INCORPORATED**, Dallas, TX (US)

CPC **H03K 5/14** (2013.01); **H03K 5/00006**
(2013.01); **H03L 7/0807** (2013.01)

(72) Inventor: **Michael Henderson PERROTT**,
Nashua, NH (US)

(57)

ABSTRACT

(21) Appl. No.: **18/092,091**

In some examples, an apparatus includes a delay-based frequency multiplier and an error detection circuit. The delay-based frequency multiplier has a clock input, a multiplier clock output, and a delay calibration input. The error detection circuit has a detection input and a detection output. The detection input is coupled to the multiplier clock output, and the detection output is coupled to the delay calibration input. The error detection circuit is configured to receive a clock signal at the detection input, and provide a period error signal at the detection output based on a time difference between a first edge of the clock signal and a second edge of a delayed version of the clock signal.

(22) Filed: **Dec. 30, 2022**

Publication Classification

(51) **Int. Cl.**
H03K 5/14 (2006.01)
H03K 5/00 (2006.01)
H03L 7/08 (2006.01)

