



US 20220386455A1

(19) **United States**

(12) **Patent Application Publication**
WANG et al.

(10) **Pub. No.: US 2022/0386455 A1**

(43) **Pub. Date: Dec. 1, 2022**

(54) **ASYMMETRIC BOARD**

(71) Applicant: **SHENZHEN KINWONG ELECTRONIC CO., LTD.**, Shenzhen (CN)

(72) Inventors: **Jun WANG**, Shenzhen (CN); **Xiaoqing CHEN**, Shenzhen (CN); **Qian CHEN**, Shenzhen (CN)

(73) Assignee: **SHENZHEN KINWONG ELECTRONIC CO., LTD.**, Shenzhen (CN)

(21) Appl. No.: **17/826,501**

(22) Filed: **May 27, 2022**

(30) **Foreign Application Priority Data**

May 27, 2021 (CN) 202121171453.2

Publication Classification

(51) **Int. Cl.**
H05K 1/02 (2006.01)
H05K 1/14 (2006.01)

(52) **U.S. Cl.**

CPC **H05K 1/0271** (2013.01); **H05K 1/144** (2013.01); **H05K 2201/0191** (2013.01); **H05K 2201/09036** (2013.01)

(57) **ABSTRACT**

The present application provides an asymmetric board, which includes the first master board, the second master board, and the insulating dielectric layer sandwiched between the first master board and the second master board, and the depth control grooves are disposed in the connection position between the units on the asymmetric board, and located on the surface of the second master board and extending a toward the side of the first master board, the depth control grooves provide space for the expansion of the second master board, reduce the stress of the units, and reduce the warping of the second master board. When the number of the depth control grooves in the first direction and/or the second direction is greater than 0, the depths of the depth control grooves increase by X from a center to an edge of the asymmetric board, and the X is greater than or equal to 0.

