

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0214309 A1 Wang et al.

Jun. 27, 2024 (43) **Pub. Date:**

(54) PACKET CLASSIFICATION USING LOOKUP TABLES WITH DIFFERENT KEY-WIDTHS

(71) Applicant: Arista Networks, Inc., Santa Clara, CA

Inventors: Michael Chih-Yen Wang, Vancouver (CA); Navdeep Bhatia, Sunnyvale, CA (US); Prasanna Parthasarathy, Cupertino, CA (US)

Appl. No.: 18/146,617 (21)

Filed: Dec. 27, 2022

Publication Classification

(51) Int. Cl. H04L 45/7452 (2006.01)H04L 45/741 (2006.01)

(52) U.S. Cl. CPC H04L 45/7452 (2022.05); H04L 45/741 (2013.01)

(57)ABSTRACT

A multistaged packet processor includes a lookup table at each stage. In one configuration, the match criteria in the lookup tables across the stages of a four-stage packet processor allocate 32 bits of space to hold IPv4 addresses and IPv6 addresses. In one configuration, the 32 bits store an entire IPv4 address or a 32-bit segment. An IPv6 address can be stored across the four lookup tables in 32-bit segments. The configuration allows for accommodating the varying key widths presented by IPv4 and IPv6 addresses while at the same time improving storage utilization in the lookup tables.

