



US 20230403870A1

(19) **United States**(12) **Patent Application Publication**
ISIKGOR et al.(10) **Pub. No.: US 2023/0403870 A1**(43) **Pub. Date: Dec. 14, 2023**(54) **CONCURRENT CATIONIC AND ANIONIC
METAL HALIDE PEROVSKITE DEFECT
PASSIVATION METHOD AND DEVICE**(71) Applicant: **KING ABDULLAH UNIVERSITY
OF SCIENCE AND TECHNOLOGY,**
Thuwal (SA)(72) Inventors: **Furkan Halis ISIKGOR,** Thuwal
(SA); **Stefaan DE WOLF,** Thuwal
(SA)(21) Appl. No.: **18/037,652**(22) PCT Filed: **Nov. 29, 2021**(86) PCT No.: **PCT/IB2021/061074**

§ 371 (c)(1),

(2) Date: **May 18, 2023****Related U.S. Application Data**(60) Provisional application No. 63/119,229, filed on Nov.
30, 2020.**Publication Classification**(51) **Int. Cl.****H10K 30/88** (2006.01)**H10K 30/50** (2006.01)**H10K 30/57** (2006.01)**H10K 10/88** (2006.01)**H10K 10/46** (2006.01)(52) **U.S. Cl.****CPC** **H10K 30/88** (2023.02); **H10K 30/50**(2023.02); **H10K 30/57** (2023.02); **H10K****10/88** (2023.02); **H10K 10/484** (2023.02);**H10K 85/50** (2023.02)

(57)

ABSTRACT

A semiconductor device includes a substrate, a first electrode located on the substrate, a metal halide perovskite layer located on the first electrode, a second electrode located on the metal halide perovskite layer, and passivation molecules that passivate the metal halide perovskite layer. The metal halide perovskite layer has (1) a top surface defect located in a top surface and (2) an inter-grain defect located at an interface between two adjacent grains, and the passivation molecules passivate at least one of the top surface defect and the inter-grain defect.

