



US 20240235532A9

(19) **United States**  
(12) **Patent Application Publication**  
**JIANG et al.**

(10) **Pub. No.: US 2024/0235532 A9**  
(48) **Pub. Date: Jul. 11, 2024**  
**CORRECTED PUBLICATION**

(54) **PULSE WIDTH CLOCK TOPOLOGY  
STRUCTURE CIRCUIT**

(30) **Foreign Application Priority Data**

Oct. 29, 2021 (CN) ..... 202111275488.5

(71) Applicant: **SHANGHAI YIJAXIN  
INTEGRATED CIRCUIT DESIGN  
CO., LTD.**, Shanghai (CN)

**Publication Classification**

(51) **Int. Cl.**  
**H03K 3/017** (2006.01)  
**H03K 3/037** (2006.01)  
**H03K 5/01** (2006.01)

(72) Inventors: **Xiaowei JIANG**, Shanghai (CN);  
**Xinggao BAO**, Shanghai (CN)

(73) Assignee: **SHANGHAI YIJAXIN  
INTEGRATED CIRCUIT DESIGN  
CO., LTD.**, Shanghai (CN)

(52) **U.S. Cl.**  
**CPC** ..... **H03K 3/017** (2013.01); **H03K 3/037**  
(2013.01); **H03K 5/01** (2013.01); **H03K**  
**2005/00078** (2013.01)

(21) Appl. No.: **18/278,515**

(22) PCT Filed: **Mar. 1, 2022**

(86) PCT No.: **PCT/CN2022/078669**

§ 371 (c)(1),

(2) Date: **Aug. 23, 2023**

**Prior Publication Data**

(15) Correction of US 2024/0137011 A1 Apr. 25, 2024  
See (22) PCT Filed.  
See (86) PCT No.  
See (30) Foreign Application Priority Data.

(65) US 2024/0137011 A1 Apr. 25, 2024

(57) **ABSTRACT**

A pulse width clock topology structure circuit, comprising a clock pulse width generation module and a clock topology delay module. The clock pulse width generation module connects an input clock and n stages of delay sub-modules in series; an output end of each stage of delay sub-module is connected to an input end of a selector; a certain required delay clock is selected by means of m+1 control signals of the selector, and an “AND” operation is performed on the required delay clock and an original input clock to generate different pulse width clock outputs as inputs of the clock topology delay module; and the clock topology delay module can generate a plurality of different delay clocks for different latches to use.

