



US 20220416773A1

(19) **United States**(12) **Patent Application Publication**  
**Goenka**(10) **Pub. No.: US 2022/0416773 A1**(43) **Pub. Date: Dec. 29, 2022**(54) **DEGLITCHING CIRCUIT**(71) Applicant: **TEXAS INSTRUMENTS**  
**INCORPORATED**, Dallas, TX (US)(72) Inventor: **Vibha Goenka**, Bangalore (IN)(21) Appl. No.: **17/898,111**(22) Filed: **Aug. 29, 2022****Related U.S. Application Data**

(62) Division of application No. 17/135,395, filed on Dec. 28, 2020, now Pat. No. 11,431,329.

**Publication Classification**(51) **Int. Cl.**  
**H03K 5/1252** (2006.01)  
**H03K 3/017** (2006.01)  
**H03K 19/20** (2006.01)  
**H03K 5/24** (2006.01)  
**H03K 3/037** (2006.01)  
**H03K 19/003** (2006.01)(52) **U.S. Cl.**CPC ..... **H03K 5/1252** (2013.01); **H03K 3/017**  
(2013.01); **H03K 19/20** (2013.01); **H03K 5/24**  
(2013.01); **H03K 3/037** (2013.01); **H03K**  
**19/00346** (2013.01)

(57)

**ABSTRACT**

A circuit includes a first delay filter, a first comparator, an inverter, a second delay filter, a second comparator, an OR gate, and a latch. A first delay filter input is coupled to an inverter input. The first comparator has a first comparator input coupled to a first delay filter output and a second comparator input. The second delay filter has an input coupled to an inverter output. The second comparator has a third comparator input coupled to a second delay filter output, and a fourth comparator input coupled to the second comparator input. The OR gate has an input coupled to a first comparator output and another input coupled to a second comparator output. The latch has a clock input coupled to an OR gate output and a latch input coupled to the inverter input. A latch output provides a deglitched signal.

