

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0215250 A1 KIM et al.

Jun. 27, 2024 (43) **Pub. Date:**

(54) MEMORY DEVICES INCLUDING VERTICAL STACK STRUCTURE, METHODS OF MANUFACTURING AND OPERATING THE SAME, AND ELECTRONIC APPARATUSES INCLUDING MEMORY DEVICE

(71) Applicant: Samsung Electronics Co., Ltd., Suwon-si (KR)

(72) Inventors: Seyun KIM, Suwon-si (KR); Jooheon Kang, Hwaseong-si (KR); Yumin Kim, Suwon-si (KR); Garam Park, Suwon-si (KR); Hyunjae Song, Suwon-si (KR); Dongho Ahn, Hwaseong-si (KR); Seungveul Yang, Suwon-si (KR); Myunghun Woo, Hwaseong-si (KR);

Jinwoo Lee, Hwaseong-si (KR); Seungdam Hyun, Suwon-si (KR)

(73) Assignee: Samsung Electronics Co., Ltd., Suwon-si (KR)

Appl. No.: 18/340,419 (21)

(22) Filed: Jun. 23, 2023

(30)Foreign Application Priority Data

Dec. 27, 2022 (KR) 10-2022-0185903

Publication Classification

(51) Int. Cl. H10B 43/35 (2006.01)G11C 16/04 (2006.01)H10B 43/10 (2006.01) H10B 43/27 (2006.01)

(52) U.S. Cl. CPC H10B 43/35 (2023.02); G11C 16/0483 (2013.01); H10B 43/10 (2023.02); H10B 43/27 (2023.02)

(57) ABSTRACT

A memory device including the vertical stack structure includes a gate electrode, a resistance change layer, a channel between the gate electrode and the resistance change layer, and an island structure between the resistance change layer and the channel and in contact with the resistance change layer and the channel, and a gate insulating layer between the gate electrode and the channel.

