



US 20240213969A1

(19) **United States**(12) **Patent Application Publication**
YAN et al.(10) **Pub. No.: US 2024/0213969 A1**(43) **Pub. Date: Jun. 27, 2024**(54) **DELAY CIRCUIT, PULSE GENERATION
CIRCUIT, CHIP AND SERVER***H03K 5/00* (2006.01)*H03K 17/687* (2006.01)(71) Applicant: **BITMAIN TECHNOLOGIES INC.,**
Beijing (CN)(52) **U.S. Cl.**CPC *H03K 5/134* (2014.07); *H03K 3/037*
(2013.01); *H03K 2005/00019* (2013.01); *H03K*
2005/00286 (2013.01); *H03K 17/6872*
(2013.01)(72) Inventors: **Hao YAN**, Beijing (CN); **Benfu WEI**,
Beijing (CN); **An ZHAO**, Beijing (CN)(21) Appl. No.: **18/571,130**

(57)

ABSTRACT(22) PCT Filed: **May 12, 2022**(86) PCT No.: **PCT/CN2022/092562**

§ 371 (c)(1),

(2) Date: **Dec. 15, 2023**(30) **Foreign Application Priority Data**

May 14, 2021 (CN) 202110529236.4

Publication Classification(51) **Int. Cl.***H03K 5/134* (2014.01)*H03K 3/037* (2006.01)

A delay circuit, a pulse generation circuit, a chip, and a server is disclosed. The delay circuit includes a control unit and at least two delay sub-circuits. Input ends of the delay sub-circuits are connected to each other. Output ends of the delay sub-circuits are connected to each other. The output end of each delay sub-circuit is connected to an input end of an adjacent delay sub-circuit through a switch unit. Each delay sub-circuit includes a delay unit and a switch unit. The delay unit is configured to perform delay processing on an input pulse signal. The switch unit is configured to control the delay sub-circuit to or not to be connected. The control unit is connected to all the switch units, and is configured to separately control a plurality of switch units to be turned on or off, so as to perform corresponding delay processing on the pulse signal.

