

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2022/0352901 A1 Maunder et al.

(43) **Pub. Date:**

Nov. 3, 2022

(54) CYCLIC REDUNDANCY CHECK, CRC, DECODING USING THE INVERSE CRC GENERATOR POLYNOMIAL

(71) Applicant: Accelercomm Limited, Southampton (GB)

(72) Inventors: **Robert Maunder**, Southampton (GB); Matthew Brejza, Southampton (GB)

(73) Assignee: Accelercomm Limited, Southampton

(21) Appl. No.: 17/623,441

(22) PCT Filed: Jun. 30, 2020

PCT/EP2020/068426 (86) PCT No.:

§ 371 (c)(1),

(2) Date: Dec. 28, 2021

(30)Foreign Application Priority Data

Jul. 1, 2019	GB)	 1909489.5
Apr. 15, 2020	GB)	 2005501.8

Publication Classification

(51)Int. Cl. H03M 13/09 (2006.01)H03M 13/00 (2006.01)H03M 13/15 (2006.01)H03M 13/11 (2006.01)

(52) U.S. Cl.

H03M 13/098 (2013.01); H03M 13/617 CPC (2013.01); H03M 13/1575 (2013.01); H03M *13/1168* (2013.01)

(57)ABSTRACT

A cyclic redundancy check, CRC, decoder circuit having a K-bit input bit sequence, s, comprising information bits and CRC bits; and at least one processor (P) configured to perform a CRC decode computation and configured to: use an inverse of a predefined CRC generator polynomial that encoded the K-bit input bit sequence, s, to produce a data set; compute a CRC syndrome from the data set; and determine whether the CRC syndrome contains any onevalued bits indicative of a CRC error. An LUT stores one or more rows of a CRC generator matrix (G) generated from the inverse of the predefined CRC generator polynomial. A set of mod(-K,P) zero-valued filler bits are appended to an end of the K-bit input bit sequence, wherein an order of the rows in the CRC generator matrix (G) is reversed and aligned with the input bits of the input stream.

