

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0213322 A1 YI et al.

(43) **Pub. Date:** Jun. 27, 2024

(54) FIELD EFFECT TRANSISTOR, PREPARATION METHOD THEREOF, AND **ELECTRONIC CIRCUIT**

(71) Applicant: HUAWEI TECHNOLOGIES CO., LTD., Shenzhen (CN)

Inventors: Hongsheng YI, Shenzhen (CN); Hui SUN, Shenzhen (CN); Haolin HU, Shenzhen (CN); Biao GAO, Dongguan

Appl. No.: 18/599,374

Mar. 8, 2024 (22) Filed:

Related U.S. Application Data

Continuation of application No. PCT/CN2022/ 098891, filed on Jun. 15, 2022.

(30)Foreign Application Priority Data

Sep. 10, 2021 (CN) 202111062320.6

Publication Classification

(51) Int. Cl. H01L 29/10 (2006.01)H01L 21/3065 (2006.01)H01L 21/308 (2006.01)

H01L 21/3213	(2006.01)
H01L 29/20	(2006.01)
H01L 29/66	(2006.01)
H01L 29/778	(2006.01)

(52) U.S. Cl.

CPC H01L 29/10 (2013.01); H01L 29/66462 (2013.01); H01L 29/7786 (2013.01); H01L 21/3065 (2013.01); H01L 21/3086 (2013.01); H01L 21/32135 (2013.01); H01L 21/32139 (2013.01); H01L 29/2003 (2013.01)

(57)ABSTRACT

This application provides a field effect transistor, a preparation method, and an electronic circuit. During preparation, after a channel layer, a control gate layer, a metal gate layer, a hard mask layer, and a photoresist layer are sequentially formed on a substrate, a first photoresist mask pattern is formed. Dry etching is performed on the hard mask layer, to form a first hard mask pattern. Size shrinkage treatment is performed on the first photoresist mask pattern, to form a second photoresist mask pattern. A part, exposing the first hard mask pattern, of the second photoresist mask pattern forms a step surface. Dry etching is sequentially performed on the first hard mask pattern, the metal gate layer, and the control gate layer. During dry etching, the step surface extends downward and stops on a side wall of a control gate. The step surface may improve electrical leakage from the side wall.

