



US 20240213034A1

(19) **United States**

(12) **Patent Application Publication**
Chang et al.

(10) **Pub. No.: US 2024/0213034 A1**

(43) **Pub. Date: Jun. 27, 2024**

(54) **VIA CONNECTION TO A PARTIALLY FILLED TRENCH**

Publication Classification

(71) Applicant: **Taiwan Semiconductor Manufacturing Company, Ltd.**,
Hsin-Chu (TW)

(72) Inventors: **Shih-Ming Chang**, Zhubei City (TW);
Chih-Ming Lai, Hsinchu (TW);
Chung-Ju Lee, Hsinchu City (TW);
Ru-Gun Liu, Zhubei City (TW);
Shau-Lin Shue, Hsinchu (TW); **Tien-I Bao**, Dayuan Township (TW);
Tsai-Sheng Gau, Hsinchu City (TW)

(51) **Int. Cl.**

H01L 21/321 (2006.01)

H01L 21/3105 (2006.01)

H01L 21/311 (2006.01)

H01L 21/768 (2006.01)

H01L 23/522 (2006.01)

(52) **U.S. Cl.**

CPC H01L 21/3212 (2013.01); **H01L 21/31055**

(2013.01); **H01L 21/31111** (2013.01); **H01L**

21/76807 (2013.01); **H01L 21/76808**

(2013.01); **H01L 21/7684** (2013.01); **H01L**

21/76877 (2013.01); **H01L 21/76885**

(2013.01); **H01L 21/76897** (2013.01); **H01L**

23/5226 (2013.01); **H01L 21/76834** (2013.01);

H01L 21/76883 (2013.01); **H01L 2221/1063**

(2013.01)

(21) Appl. No.: **18/601,433**

(22) Filed: **Mar. 11, 2024**

Related U.S. Application Data

(60) Continuation of application No. 17/397,756, filed on Aug. 9, 2021, now Pat. No. 11,929,258, which is a continuation of application No. 16/717,461, filed on Dec. 17, 2019, now Pat. No. 11,087,994, which is a continuation of application No. 15/912,177, filed on Mar. 5, 2018, now Pat. No. 10,515,823, which is a division of application No. 14/970,242, filed on Dec. 15, 2015, now Pat. No. 9,911,623.

(57)

ABSTRACT

An integrated circuit structure includes a first metal feature formed into a first dielectric layer, a second metal feature formed into a second dielectric layer, the second dielectric layer being disposed on the first dielectric layer, and a via connecting the first metal feature to the second metal feature, wherein a top portion of the via is offset from a bottom portion of the via.

