



US 20220416726A1

(19) **United States**(12) **Patent Application Publication**

Asbeck et al.

(10) **Pub. No.: US 2022/0416726 A1**(43) **Pub. Date: Dec. 29, 2022**(54) **ADAPTIVE BIAS CIRCUITS AND METHODS FOR CMOS MILLIMETER-WAVE POWER AMPLIFIERS***H03F 3/195* (2006.01)*H03F 1/56* (2006.01)(52) **U.S. Cl.**CPC *H03F 1/0288* (2013.01); *H03F 3/245* (2013.01); *H03F 3/195* (2013.01); *H03F 1/56* (2013.01); *H03F 2200/451* (2013.01)(71) Applicant: **The Regents of the University of California**, Oakland, CA (US)(72) Inventors: **Peter M. Asbeck**, Del Mar, CA (US);
Sravya Alluri, San Diego, CA (US);
Narek Rostomyan, La Jolla, CA (US);
Seyed Bagher Rabet, La Jolla, CA (US)(21) Appl. No.: **17/572,971**(22) Filed: **Jan. 11, 2022****Related U.S. Application Data**

(60) Provisional application No. 63/139,398, filed on Jan. 20, 2021.

Publication Classification(51) **Int. Cl.***H03F 1/02* (2006.01)*H03F 3/24* (2006.01)

(57)

ABSTRACT

Adaptive bias networks include small transistors connected to adjust gate bias voltage of one or more transistors of an amplifier or amplifier stage, or in a main or auxiliary path of a compound amplifier such as a Doherty amplifier. The small transistors are sized to avoid additional loading of the input. The adaptive bias circuits of preferred embodiments adjust the gate bias to produce a boost in gate bias voltage of an nFET transistor when the input power is in an upper portion of the amplifier or amplifier stage's input power range, thereby increasing the gain, and reduce gate bias voltage of a pFET transistor in the upper portion of the amplifier's input power range, thereby also increasing the gain. The adaptive bias networks can be implemented with varactors to vary DC voltage across the varactor to change its capacitance and compensate changing input capacitance of the amplifier input FET.

