

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0213246 A1 Hung et al.

Jun. 27, 2024 (43) **Pub. Date:**

(54) SEMICONDUCTOR DEVICE, INTEGRATED CIRCUIT AND METHODS OF MANUFACTURING THE SAME

(71) Applicant: Taiwan Semiconductor

Manufacturing Company, Ltd.,

Hsinchu (TW)

(72) Inventors: Yi-Tse Hung, Hsinchu (TW);

Ang-Sheng Chou, Hsinchu (TW); Hung-Li Chiang, Taipei City (TW); Tzu-Chiang Chen, Hsinchu City (TW); Chao-Ching Cheng, Hsinchu City

(TW)

(73) Assignee: Taiwan Semiconductor

Manufacturing Company, Ltd.,

Hsinchu (TW)

(21) Appl. No.: 18/596,641

(22) Filed: Mar. 6, 2024

Related U.S. Application Data

- (63) Continuation of application No. 17/355,206, filed on Jun. 23, 2021, now Pat. No. 11,948,941.
- (60) Provisional application No. 63/156,935, filed on Mar. 5, 2021.

Publication Classification

(51)	Int. Cl.	
` ′	H01L 27/092	(2006.01)
	H01L 21/8238	(2006.01)
	H01L 23/367	(2006.01)
	H01L 23/522	(2006.01)
	H01L 23/528	(2006.01)
	H01L 29/10	(2006.01)
	H01L 29/24	(2006.01)
	H01L 29/417	(2006.01)

(52) U.S. Cl.

CPC H01L 27/092 (2013.01); H01L 21/823807 (2013.01); H01L 21/823814 (2013.01); H01L 21/823871 (2013.01); H01L 23/367 (2013.01); H01L 23/5226 (2013.01); H01L 23/5283 (2013.01); H01L 29/1033 (2013.01); H01L 29/24 (2013.01); H01L 29/41775 (2013.01)

(57)**ABSTRACT**

A semiconductor device includes a gate layer, a channel material layer, a first dielectric layer and source/drain terminals. The gate layer is disposed over a substrate. The channel material layer is disposed over the gate layer, where a material of the channel material layer includes a first low dimensional material. The first dielectric layer is between the gate layer and the channel material layer. The source/ drain terminals are in contact with the channel material layer, where the channel material layer is at least partially disposed between the source/drain terminals and over the gate layer, and the gate layer is disposed between the substrate and the source/drain terminals.

