

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0213158 A1

Jun. 27, 2024 (43) **Pub. Date:**

(54) LOW RESISTANCE BOTTOM ELECTRODE

(71) Applicant: Taiwan Semiconductor Manufacturing Company, Hsinchu (TW)

(72) Inventor: Chia-Hua Lin, New Taipei (TW)

(21) Appl. No.: 18/093,472

(22) Filed: Jan. 5, 2023

Related U.S. Application Data

(60) Provisional application No. 63/435,467, filed on Dec. 27, 2022.

Publication Classification

(51) Int. Cl. H01L 23/532 (2006.01)H01L 21/768 (2006.01)H01L 23/522 (2006.01)H10B 61/00 (2006.01)

(52) U.S. Cl.

CPC .. H01L 23/53266 (2013.01); H01L 21/76802 (2013.01); H01L 21/7684 (2013.01); H01L 21/76846 (2013.01); H01L 21/76877 (2013.01); H01L 23/5226 (2013.01); H10B 61/00 (2023.02)

(57)**ABSTRACT**

An integrated circuit fabrication method comprises: providing a semiconductor wafer including a dielectric layer disposed over a copper or copper alloy layer; forming a via opening in the dielectric layer exposing a portion of the copper or copper alloy layer; disposing a copper-barrier layer in the via opening; disposing an oxophilic layer on the copper-barrier layer wherein the semiconductor wafer is not exposed to air between an end of the disposing of the copper-barrier layer and a start of the disposing of the oxophilic layer; after disposing the oxophilic layer, filling the via opening with tungsten to form a tungsten via; and forming an electronic device in electrical contact with the copper or copper alloy layer by way of the tungsten via.



