

# (19) United States

## (12) Patent Application Publication (10) Pub. No.: US 2023/0231695 A1 Manevich et al.

Jul. 20, 2023 (43) **Pub. Date:** 

### (54) CLOCK SYNCHRONIZATION LOOP

- (71) Applicant: MELLANOX TECHNOLOGIES, LTD., Yokneam (IL)
- (72) Inventors: Natan Manevich, Ramat Hasharon (IL); Dotan David Levi, Kiryat Motzkin (IL); Wojciech Wasko,

Mlynek (PL); Ariel Almog, Kohav Yair (IL); Bar Shapira, Tel-Aviv (IL)

(21) Appl. No.: 17/579,630

308

(22) Filed: Jan. 20, 2022


### **Publication Classification**

(51) Int. Cl. H04L 7/00 (2006.01)

U.S. Cl. CPC ...... H04L 7/0012 (2013.01)

#### (57)ABSTRACT

In one embodiment, a synchronized communication system includes a plurality of compute nodes, and clock connections to connect the compute nodes in a closed loop configuration, wherein the compute nodes are configured to distribute among the compute nodes a master clock frequency from any selected one of the compute nodes.



**IDENTIFY OR DESIGNATE MASTER CLOCK** 

SELECTIVELY BLOCK AND UNBLOCK DISTRIBUTION OF 304 MASTER CLOCK FREQUENCY IN CLOSED LOOP RESPONSIVELY TO ONE OF THE COMPUTE NODES BEING DESIGNATED AS A MASTER CLOCK INSTRUCT THE CLOCK SYNCHRONIZATION CIRCUITRY 306 OF MASTER CLOCK TO IGNORE CLOCK SIGNAL

> INSTRUCT THE CLOCK SYNCHRONIZATION CIRCUITRY OF SLAVE CLOCK PRIOR MASTER CLOCK IN CLOSED LOOP TO NOT SEND CLOCK SIGNAL VIA CLOCK **OUTPUT PORT**

RECEIVED BY CLOCK INPUT PORT