



US 20240251563A1

(19) **United States**

(12) **Patent Application Publication**
Karda et al.

(10) **Pub. No.: US 2024/0251563 A1**

(43) **Pub. Date: Jul. 25, 2024**

(54) **MEMORY DEVICE HAVING 2-TRANSISTOR VERTICAL MEMORY CELL AND WRAPPED DATA LINE STRUCTURE**

division of application No. 17/514,979, filed on Oct. 29, 2021, now Pat. No. 11,616,073.

Publication Classification

(71) Applicant: **Micron Technology, Inc.**, Boise, ID (US)

(51) **Int. Cl.**
H10B 43/50 (2006.01)
H01L 29/10 (2006.01)
H01L 29/423 (2006.01)

(72) Inventors: **Kamal M. Karda**, Boise, ID (US);
Eric S. Carman, San Francisco, CA (US);
Karthik Sarpatwari, Boise, ID (US);
Durai Vishak Nirmal Ramaswamy, Boise, ID (US);
Richard E. Fackenthal, Carmichael, CA (US);
Haitao Liu, Boise, ID (US)

(52) **U.S. Cl.**
CPC **H10B 43/50** (2023.02); **H01L 29/1062** (2013.01); **H01L 29/42396** (2013.01)

(57) **ABSTRACT**

Some embodiments include apparatuses and methods forming the apparatuses. One of the apparatuses includes a first transistor including a first channel region, and a charge storage structure separated from the first channel region; a second transistor including a second channel region formed over the charge storage structure; and a data line formed over and contacting the first channel region and the second channel region, the data line including a portion adjacent the first channel region and separated from the first channel region by a dielectric material.

(21) Appl. No.: **18/623,956**

(22) Filed: **Apr. 1, 2024**

Related U.S. Application Data

(60) Continuation of application No. 18/126,679, filed on Mar. 27, 2023, now Pat. No. 11,950,426, which is a

