

## (19) United States

## (12) Patent Application Publication (10) Pub. No.: US 2024/0213992 A1 GRUBER et al.

Jun. 27, 2024 (43) **Pub. Date:** 

- (54) DIGITAL-TO-ANALOG CONVERTER AND METHOD FOR AMPLITUDE AND SKEW ERROR CORRECTION IN THE DIGITAL-TO-ANALOG CONVERTER
- (71) Applicant: Intel Corporation, Santa Clara, CA
- (72) Inventors: **Daniel GRUBER**, St. Andrae (AT); Michael KALCHER, Villach (AT); Martin CLARA, Santa Clara, CA (US)
- (21) Appl. No.: 18/145,025 (22) Filed: Dec. 22, 2022 **Publication Classification**
- (51) Int. Cl. H03M 1/06 (2006.01)

(52) U.S. Cl. CPC ...... *H03M 1/0604* (2013.01)

## (57)ABSTRACT

A digital-to-analog converter (DAC) and a method for correcting amplitude and/or skew error in a DAC. The DAC includes a main DAC, cell error determination circuit, a correction DAC, and a combiner. The main DAC includes a plurality of DAC cells. The cell error determination circuit is configured to determine an amplitude error and/or a skew error of each of the plurality of DAC cells and generate error data of the DAC based on the input data to the DAC cells. The correction DAC is configured to generate an error signal based on the error data. The combiner is configured to combine the error signal with an output of the main DAC.

