

## (19) United States

## (12) Patent Application Publication (10) Pub. No.: US 2023/0231560 A1 Chao et al.

(43) **Pub. Date:** 

Jul. 20, 2023

- (54) METHOD FOR PERFORMING DIVIDED-CLOCK PHASE SYNCHRONIZATION IN MULTI-DIVIDED-CLOCK SYSTEM, SYNCHRONIZATION CONTROL CIRCUIT, SYNCHRONIZATION CONTROL SUB-CIRCUIT, AND ELECTRONIC DEVICE
- (71) Applicant: Faraday Technology Corp., Hsin-Chu City (TW)
- (72) Inventors: Ko-Ching Chao, Hsin-Chu City (TW); Chih-Hung Wu, Hsin-Chu City (TW); Po-Wen Hsiao, Hsin-Chu City (TW); Zhou-Lun Liou, Hsin-Chu City (TW)
- (73) Assignee: Faraday Technology Corp., Hsin-Chu City (TW)
- Appl. No.: 17/974,532
- (22)Filed: Oct. 27, 2022
- (30)Foreign Application Priority Data

Jan. 14, 2022 (TW) ...... 111101630

## **Publication Classification**

Int. Cl. (51)H03L 7/00 (2006.01)H03K 19/21 (2006.01)H03K 21/02 (2006.01)G11C 11/4076 (2006.01)

(52) U.S. Cl.

CPC ...... H03L 7/00 (2013.01); H03K 19/21 (2013.01); H03K 21/023 (2013.01); G11C 11/4076 (2013.01)

## (57)ABSTRACT

A method for performing divided-clock phase synchronization in a multi-divided-clock system, an associated synchronization control circuit, an associated synchronization control sub-circuit and an associated electronic device are provided. The method may include: performing frequency division operations according to a source clock to generate a first divided clock and a second divided clock; performing phase relationship detection on the first divided clock according to the second divided clock to generate a phase relationship detection result signal; performing a logic operation on a first phase selection result output signal and the phase relationship detection result signal to generate a second phase selection result output signal; and outputting one of the second divided clock and an inverted signal of the second divided clock according to the second phase selection result output signal, for further use in a physical layer circuit.

