

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0215222 A1 SHARMA et al.

Jun. 27, 2024 (43) **Pub. Date:**

(54) INTEGRATED CIRCUIT STRUCTURES HAVING BACKSIDE POWER DELIVERY AND SIGNAL ROUTING FOR FRONT SIDE DRAM

- (71) Applicant: Intel Corporation, Santa Clara, CA
- (72) Inventors: Abhishek Anil SHARMA, Portland, OR (US); Tahir GHANI, Portland, OR (US); Sagar SUTHRAM, Portland, OR (US); Anand S. MURTHY, Portland, OR (US); Pushkar RANADE, San Jose, CA (US); Wilfred GOMES, Portland, OR (US)
- (21) Appl. No.: 18/088,543
- (22) Filed: Dec. 24, 2022

Publication Classification

(51) Int. Cl. H10B 12/00 (2006.01)

U.S. Cl. (52)CPC *H10B 12/315* (2023.02)

(57)ABSTRACT

Structures having backside power delivery and signal routing for front side DRAM are described. In an example, an integrated circuit structure includes a front side structure including a dynamic random access memory (DRAM) layer having one or more capacitors over one or more transistors, and a plurality of metallization layers above the DRAM layer. A backside structure is below and coupled to the transistors of the DRAM layer, the backside structure including metal lines for power delivery and signal routing to the one or more transistors of the DRAM layer.

