

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2023/0230960 A1 KIM et al.

Jul. 20, 2023 (43) **Pub. Date:**

(54) SEMICONDUCTOR DEVICE HAVING A REDISTRIBUTION BONDING INTERCONNECTION, A METHOD OF MANUFACTURING THE SEMICONDUCTOR DEVICE, AND A CHIP STACK PACKAGE INCLUDING THE SEMICONDUCTOR DEVICE

(71) Applicant: SK hynix Inc., Icheon-si Gyeonggi-do (KR)

Inventors: Si Yun KIM, Icheon-si Gyeonggi-do (KR); Kang Hun KIM, Icheon-si Gyeonggi-do (KR); Jun Yong SONG, Icheon-si Gyeonggi-do (KR)

Assignee: SK hynix Inc., Icheon-si Gyeonggi-do (KR)

Appl. No.: 17/835,322 (21)

(22)Filed: Jun. 8, 2022

(30)Foreign Application Priority Data

Jan. 20, 2022 (KR) 10-2022-0008773

Publication Classification

(51) **Int. Cl.**

H01L 25/065 (2006.01)(2006.01) H01L 23/00 H01L 21/78 (2006.01)

(52) U.S. Cl.

CPC H01L 25/0657 (2013.01); H01L 24/05 (2013.01); H01L 24/48 (2013.01); H01L 21/78 (2013.01); H01L 2224/04042 (2013.01); H01L 2224/04105 (2013.01); H01L 2224/48227 (2013.01); H01L 2224/02371 (2013.01); H01L 2224/0239 (2013.01); H01L 2224/02311 (2013.01)

(57)ABSTRACT

A semiconductor device includes a chip body; a circuit layer over the chip body; an upper insulating layer over the circuit layer; a chip metal layer over the upper insulating layer, the chip metal layer including a pad portion; a passivation layer over the chip metal layer; a lower redistribution insulating layer over the passivation layer, the pad portion of the chip metal layer left exposed by the passivation layer and the lower redistribution insulating layer; a redistribution bonding interconnection over the lower redistribution insulating layer; and an upper redistribution insulating layer over the lower redistribution insulating layer. The redistribution bonding interconnection includes a pad connection portion electrically connected to the pad portion of the chip metal layer; a horizontal extension portion extending from the pad connection portion to a side surface of the chip body; a vertical extension portion disposed over the side surface of the chip body, the vertical extension portion extending downward from a side end portion of the horizontal extension portion; and a bonding portion disposed over the side surface of the chip body. The bonding portion is positioned at a lower end portion of the vertical extension portion.



