

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0213113 A1 Kwon et al.

(43) **Pub. Date:**

Jun. 27, 2024

(54) SEMICONDUCTOR PACKAGE AND METHOD OF MANUFACTURING THE SAME

(71) Applicant: Samsung Electronics Co., Ltd.,

Suwon-si (KR)

(72) Inventors: Yi Eok Kwon, Suwon-si (KR);

Wooyoung Kim, Suwon-si (KR); Jingu Kim, Suwon-si (KR); Sangkyu Lee,

Suwon-si (KR)

Appl. No.: 18/343,011

(22)Filed: Jun. 28, 2023

Foreign Application Priority Data (30)

Dec. 26, 2022 (KR) 10-2022-0184737

Publication Classification

(51) Int. Cl.

H01L 23/367 (2006.01)

H01L 25/00 (2006.01)

H01L 25/18 (2006.01)H10B 80/00 (2006.01)

(52) U.S. Cl.

CPC H01L 23/3675 (2013.01); H01L 25/18 (2013.01); H01L 25/50 (2013.01); H10B

80/00 (2023.02); H01L 24/16 (2013.01)

ABSTRACT (57)

A semiconductor package includes: a first redistribution layer; at least one lower die on the first redistribution layer; a first through-via on the first redistribution layer; a first molding material that molds the first redistribution layer, the at least one lower die, and the first through-via; a second redistribution layer on the at least one lower die, the first through-via, and the first molding material; at least one upper die on the second redistribution layer and having a thickness between 1.2 and 1.7 times, including endpoints, greater than a thickness of the at least one lower die; a second through-via on the second redistribution layer; a second molding material that molds the second redistribution layer, the at least one upper die, and the second through-via; and a heat dissipation member on the at least one upper die and the second through-via, wherein the heat dissipation member contacts the second through-via.

