

## (19) United States

# (12) Patent Application Publication (10) Pub. No.: US 2023/0232622 A1

## Jul. 20, 2023 (43) **Pub. Date:**

#### SEMICONDUCTOR ASSEMBLIES INCLUDING COMBINATION MEMORY AND METHODS OF MANUFACTURING THE **SAME**

Applicant: Micron Technology, Inc., Boise, ID

Inventor: **Jing Cheng Lin**, Taichung (TW) (72)

Appl. No.: 18/123,876 (21)

(22) Filed: Mar. 20, 2023

### Related U.S. Application Data

- Continuation of application No. 17/124,072, filed on Dec. 16, 2020, now Pat. No. 11,610,911.
- (60) Provisional application No. 62/958,159, filed on Jan. 7, 2020.

#### **Publication Classification**

(51) Int. Cl. H10B 41/27 (2006.01)G11C 14/00 (2006.01)

H01L 25/065	(2006.01)
H01L 21/50	(2006.01)
H01L 23/14	(2006.01)
H01L 23/538	(2006.01)
H10B 12/00	(2006.01)
H10B 43/27	(2006.01)

(52) U.S. Cl.

...... H10B 41/27 (2023.02); G11C 14/0018 CPC .. (2013.01); H01L 21/50 (2013.01); H01L 23/14 (2013.01); H01L 23/5384 (2013.01); H01L 23/5386 (2013.01); H01L 25/0657 (2013.01); H10B 12/30 (2023.02); H10B 43/27 (2023.02)

#### (57)**ABSTRACT**

Semiconductor devices including vertically-stacked combination memory devices and associated systems and methods are disclosed herein. The vertically-stacked combination memory devices include at least one volatile memory die and at least one non-volatile memory die stacked on top of each other. The corresponding stack may be attached to a controller die that is configured to provide interface for the attached volatile and non-volatile memory dies.

