



US 20240178848A1

(19) **United States**

(12) **Patent Application Publication**
LEE et al.

(10) **Pub. No.: US 2024/0178848 A1**

(43) **Pub. Date: May 30, 2024**

(54) **DEVICE AND METHOD FOR MULTI-CHIP
CLOCK SYNCHRONIZATION**

Publication Classification

(71) Applicant: **LX SEMICON CO., LTD.**, Daejeon
(KR)

(51) **Int. Cl.**

H03L 7/083 (2006.01)

H03L 7/093 (2006.01)

H03L 7/107 (2006.01)

(72) Inventors: **Jae Hwan LEE**, Daejeon (KR); **Yoon
Hoe KIM**, Daejeon (KR); **Ji Hye KIM**,
Daejeon (KR); **Seung Chan JUNG**,
Daejeon (KR); **Hyun Soo CHUNG**,
Daejeon (KR)

(52) **U.S. Cl.**

CPC **H03L 7/083** (2013.01); **H03L 7/093**
(2013.01); **H03L 7/1077** (2013.01)

(73) Assignee: **LX SEMICON CO., LTD.**, Daejeon
(KR)

(57)

ABSTRACT

The present disclosure relates to a multi-chip clock synchronization device and a method capable of reducing an operating frequency and power consumption when a plurality of chips share clocks for multi-chip clock synchronization, which may include a reference clock supply unit connected to a plurality of chips and supplying a reference clock of a first frequency to each chip and a target clock generation unit generating a target clock of a second frequency based on the reference clock of the first frequency, wherein the reference clock supply unit may generate the reference clock of the first frequency which is N times lower than the second frequency of the target clock to supply the generated reference clock to each chip, and the target clock generation unit may multiply the first frequency of the reference clock by N times when the reference clock of the first frequency is input to generate the target clock of the second frequency.

(21) Appl. No.: **18/518,733**

(22) Filed: **Nov. 24, 2023**

(30) **Foreign Application Priority Data**

Nov. 25, 2022 (KR) 10-2022-0160484

Nov. 1, 2023 (KR) 10-2023-0149512

