

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0251558 A1 ZHANG et al.

(43) **Pub. Date:** Jul. 25, 2024

(54) THREE-DIMENSIONAL MEMORY DEVICE AND FABRICATION METHOD THEREOF

(71) Applicant: YANGTZE MEMORY TECHNOLOGIES CO., LTD., Wuhan (CN)

(72) Inventors: Zhong ZHANG, Wuhan (CN); Wenxi ZHOU, Wuhan (CN); Zhiliang XIA,

Wuhan (CN)

(21) Appl. No.: 18/624,578

(22) Filed: Apr. 2, 2024

Related U.S. Application Data

(63) Continuation of application No. 17/090,531, filed on Nov. 5, 2020, now Pat. No. 11,980,030, which is a continuation of application No. PCT/CN2020/ 104830, filed on Sep. 11, 2020.

Publication Classification

(51) Int. Cl. H10B 43/27 (2006.01)H10B 41/10 (2006.01) H10B 41/27 (2006.01)H10B 43/10 (2006.01)

(52) U.S. Cl. CPC H10B 43/27 (2023.02); H10B 41/10 (2023.02); H10B 41/27 (2023.02); H10B 43/10 (2023.02)

(57)ABSTRACT

In one aspect, a three-dimensional (3D) memory device includes a first core region, a second core region, and an isolation region between the first and second core regions along a first direction, a stack in the first and second core regions and including alternatingly stacked first dielectric layers and conductor layers, gate line slit structures extending through the stack along a second direction perpendicular to the first direction in the first and second core regions, top select gate (TSG) cut structures extending through a portion of the stack along the second direction, and a first isolation structure extending through the stack along the second direction in the isolation region and contacting with the gate line slit structures. The gate line slit structures and the TSG cut structures extend along the first direction. One of the TSG cut structures is between two of the gate line slit structures along a third direction perpendicular to the first direction and the second direction.

