



US 20220352881A1

(19) **United States**(12) **Patent Application Publication** (10) **Pub. No.: US 2022/0352881 A1**  
(43) **Pub. Date:** **Nov. 3, 2022**  
(11) **Schmitz et al.**(54) **NOISE DISTURBANCE REJECTION FOR POWER SUPPLY**(52) **U.S. Cl.**  
CPC ..... **H03K 5/1252** (2013.01); **H04B 15/00** (2013.01)(71) Applicant: **Alpha and Omega Semiconductor International LP**, Toronto (CA)(72) Inventors: **Richard Schmitz**, San Tan Valley, AZ (US); **Tsing Hsu**, Dallas, TX (US)(73) Assignee: **Alpha and Omega Semiconductor International LP**, Toronto (CA)(21) Appl. No.: **17/662,290**(22) Filed: **May 6, 2022****Related U.S. Application Data**

(63) Continuation of application No. 17/302,369, filed on Apr. 30, 2021, now Pat. No. 11,368,144.

**Publication Classification**(51) **Int. Cl.**  
**H03K 5/1252** (2006.01)  
**H04B 15/00** (2006.01)(57) **ABSTRACT**

Apparatus and associated methods relate to a power supply noise disturbance rejection circuit (NDRC) having a first circuit reference potential (CRP1), a second circuit reference potential (CRP2), and a galvanic link conductively connecting CRP1 and CRP2 and providing a non-zero resistance return path for at least one current mode signal (CMS). In an illustrative example, a power supply monitor circuit (PSMC) may be referenced to CRP1 and a control circuit to CRP2. The PSMC may, for example, generate a voltage mode signal (VMS) relative to CRP1 and representing an output parameter of a power supply circuit (PSC), and convert the VMS into a first CMS (CMS1). The control circuit may, for example, generate a control signal for the PSC from CMS1. Various embodiments may advantageously attenuate a noise margin of a CMS presented at the control circuit by a factor of at least 10 relative to an equivalent VMS.

500

