US 20220416790A1

(19) **United States**

(12) **Patent Application Publication** (10) **Pub. No.: US 2022/0416790 A1**

HWANG et al. (43) **Pub. Date: Dec. 29, 2022**

(54) **BUFFER CIRCUIT CAPABLE OF REDUCING NOISE**

(71) Applicant: **SK hynix Inc.**, Icheon-si Gyeonggi-do (KR)

(72) Inventors: **Jin Ha HWANG**, Icheon-si Gyeonggi-do (KR); **Soon Sung AN**, Icheon-si Gyeonggi-do (KR); **Junseo JANG**, Icheon-si Gyeonggi-do (KR); **Jaehyeong HONG**, Icheon-si Gyeonggi-do (KR)

(73) Assignee: **SK hynix Inc.**, Icheon-si Gyeonggi-do (KR)

(21) Appl. No.: **17/514,789**

(22) Filed: **Oct. 29, 2021**

(30) **Foreign Application Priority Data**

Jun. 24, 2021 (KR) 10-2021-0082019

Publication Classification

(51) **Int. Cl.**
H03K 19/0185 (2006.01)
H03K 19/003 (2006.01)

(52) **U.S. Cl.**
CPC ***H03K 19/018521*** (2013.01); ***H03K 19/00361*** (2013.01)

(57) **ABSTRACT**

A buffer circuit includes a power control circuit, an inverting circuit, and a voltage adjustment circuit. The power control circuit is configured to provide voltages based on an input signal and a mode signal, and the inverting circuit is configured to receive and invert the voltages to generate an output signal. The voltage adjustment circuit is configured to adjust voltage levels based on the mode signal and the output signal.