

# (19) United States

## (12) Patent Application Publication (10) Pub. No.: US 2024/0213250 A1 KOH et al.

Jun. 27, 2024 (43) **Pub. Date:** 

### (54) SELF-ALIGNED BACKBONE FOR FORKSHEET TRANSISTORS

(71) Applicant: INTEL CORPORATION, SANTA CLARA, CA (US)

(72) Inventors: Shao Ming KOH, Tigard, OR (US); Sudipto NASKAR, Portland, OR (US); Leonard P. GULER, Hillsboro, OR (US); Patrick MORROW, Portland, OR (US); Richard E. SCHENKER, Portland, OR (US); Walid M. HAFEZ, Portland, OR (US); Charles H. WALLACE, Portland, OR (US); Mohit K. HARAN, Hillsboro, OR (US); Jeanne L. LUCE, Hillsboro, OR (US); Dan S. LAVRIC, Beaverton, OR (US); Jack T. KAVALIEROS, Portland, OR (US); Matthew PRINCE, Portland, OR (US); Lars LIEBMANN, Mechanicville, NY (US)

(21) Appl. No.: 18/088,547

(22) Filed: Dec. 24, 2022

#### **Publication Classification**

(51) Int. Cl. H01L 27/092 (2006.01)H01L 29/06 (2006.01)H01L 29/786 (2006.01)

(52) U.S. Cl. CPC ..... *H01L 27/0924* (2013.01); *H01L 29/0673* (2013.01); H01L 29/78696 (2013.01)

#### (57)ABSTRACT

Embodiments disclosed herein include forksheet transistor transistors with self-aligned backbones. In an example, an integrated circuit structure includes a backbone including a lower backbone portion distinct from an upper backbone portion. A first vertical stack of nanowires is in lateral contact with a first side of the backbone. A second vertical stack of nanowires is in lateral contact with a second side of the backbone, the second side opposite the first side.

