US 20230230774A1

(19) **United States**

(12) **Patent Application Publication**

(10) **Pub. No.: US 2023/0230774 A1**

(43) **Pub. Date: Jul. 20, 2023**

MURAMATSU

(54) **MULTILAYER CERAMIC CAPACITOR**

(71) Applicant: **Murata Manufacturing Co., Ltd.**, Nagaokakyo-shi (JP)

(72) Inventor: **Satoshi MURAMATSU**, Nagaokakyo-shi (JP)

(21) Appl. No.: **18/127,795**

(22) Filed: **Mar. 29, 2023**

Related U.S. Application Data

(63) Continuation of application No. 17/665,758, filed on Feb. 7, 2022, now Pat. No. 11,646,162, which is a continuation of application No. 16/747,632, filed on Jan. 21, 2020, now Pat. No. 11,282,647.

(30) **Foreign Application Priority Data**

Jan. 23, 2019 (JP) 2019-009747

Publication Classification

(51) **Int. Cl.**

H01G 4/30 (2006.01)
H01G 2/02 (2006.01)
H01G 4/012 (2006.01)
H01G 4/12 (2006.01)

(52) **U.S. Cl.**

CPC ***H01G 4/30*** (2013.01); ***H01G 2/02*** (2013.01); ***H01G 4/012*** (2013.01); ***H01G 4/1218*** (2013.01)

(57) **ABSTRACT**

A multilayer ceramic capacitor includes a stacked body and external electrodes. The stacked body includes stacked dielectric layers and internal electrodes. The external electrodes are disposed on lateral surfaces of the stacked body and are connected to the internal electrodes. The dielectric layers include outer layer portions and an effective layer portion. Each outer layer portion is adjacent to a corresponding main surface of the stacked body. Each outer layer portion is a dielectric layer located between a corresponding main surface and an internal electrode closest to the main surface. A ratio of a dimension of the effective layer portion in a stacking direction to a dimension of the stacked body in the stacking direction is not less than about 53% and not more than about 83%.