



US 20240251564A1

(19) **United States**(12) **Patent Application Publication****Wang et al.**(10) **Pub. No.: US 2024/0251564 A1**(43) **Pub. Date: Jul. 25, 2024**(54) **THREE-DIMENSIONAL MEMORY DEVICE
AND MANUFACTURING METHOD
THEREOF****H10B 51/10** (2006.01)**H10B 51/30** (2006.01)(52) **U.S. Cl.****CPC** **H10B 51/20** (2023.02); **H01L 29/41741**(2013.01); **H01L 29/41775** (2013.01); **H10B****51/00** (2023.02); **H10B 51/10** (2023.02);**H10B 51/30** (2023.02)(71) Applicant: **Taiwan Semiconductor
Manufacturing Company, Ltd.,**
Hsinchu (TW)(72) Inventors: **Sheng-Chen Wang**, Hsinchu City
(TW); **Meng-Han Lin**, Hsinchu (TW);
Sai-Hooi Yeong, Hsinchu County (TW);
Yu-Ming Lin, Hsinchu City (TW);
Han-Jong Chia, Hsinchu City (TW)(73) Assignee: **Taiwan Semiconductor
Manufacturing Company, Ltd.,**
Hsinchu (TW)(21) Appl. No.: **18/593,959**(22) Filed: **Mar. 3, 2024****Related U.S. Application Data**(63) Continuation of application No. 17/884,535, filed on
Aug. 9, 2022, now Pat. No. 11,950,428, which is a
continuation of application No. 17/155,085, filed on
Jan. 22, 2021, now Pat. No. 11,581,337.(60) Provisional application No. 63/045,198, filed on Jun.
29, 2020.**Publication Classification**(51) **Int. Cl.****H10B 51/20** (2006.01)**H01L 29/417** (2006.01)**H10B 51/00** (2006.01)(57) **ABSTRACT**

A memory device includes a first stacking structure, a second stacking structure, a plurality of first isolation structures, gate dielectric layers, channel layers and conductive pillars. The first stacking structure includes a plurality of first gate layers, and a second stacking structure includes a plurality of second gate layers, where the first stacking structure and the second stacking structure are located on a substrate and separated from each other through a trench. The first isolation structures are located in the trench, where a plurality of cell regions are respectively confined between two adjacent first isolation structures of the first isolation structures in the trench, where the first isolation structures each includes a first main layer and a first liner surrounding the first main layer, where the first liner separates the first main layer from the first stacking structure and the second stacking structure. The gate dielectric layers are respectively located in one of the cell regions, and cover opposing sidewalls of the first stacking structure and the second stacking structure as well as opposing sidewalls of the first isolation structures. The channel layers respectively cover an inner surface of one of the gate dielectric layers. The conductive pillars stand on the substrate within the cell regions, and are laterally surrounded by the channel layers, where at least two of the conductive pillars are located in each of the cell regions, and the at least two conductive pillars in each of the cell regions are laterally separated from one another.

