

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0215262 A1 Lee et al.

(43) **Pub. Date:**

Jun. 27, 2024

(54) METHODS OF WRITING AND FORMING MEMORY DEVICE

(71) Applicant: Taiwan Semiconductor

Manufacturing Company, Ltd.,

Hsinchu (TW)

(72) Inventors: Chien-Min Lee, Hsinchu County (TW);

Ming-Yuan Song, Hsinchu City (TW); Yen-Lin Huang, Menlo Park, CA (US); Shy-Jay Lin, Hsinchu County (TW); Tung-Ying Lee, Hsinchu City (TW); Xinyu BAO, Fremont, CA (US)

(73) Assignee: Taiwan Semiconductor

Manufacturing Company, Ltd.,

Hsinchu (TW)

(21) Appl. No.: 18/601,994

(22) Filed: Mar. 11, 2024

Related U.S. Application Data

- (63) Continuation of application No. 17/981,469, filed on Nov. 6, 2022, now Pat. No. 11,968,844, which is a continuation of application No. 17/362,979, filed on Jun. 29, 2021, now Pat. No. 11,538,858.
- (60) Provisional application No. 63/156,956, filed on Mar. 5, 2021.

Publication Classification

(51)	Int. Cl.	
	H10B 61/00	(2006.01)
	G11C 11/16	(2006.01)
	G11C 11/18	(2006.01)
	H10N 52/00	(2006.01)
	H10N 52/01	(2006.01)
	H10N 52/80	(2006.01)

(52) U.S. Cl.

CPC H10B 61/22 (2023.02); G11C 11/161 (2013.01); G11C 11/1673 (2013.01); G11C 11/1675 (2013.01); G11C 11/18 (2013.01); H10N 52/00 (2023.02); H10N 52/01 (2023.02); *H10N 52/80* (2023.02)

(57)ABSTRACT

Provided are a memory device and a method of forming the same. The memory device includes: a selector; a magnetic tunnel junction (MTJ) structure, disposed on the selector; a spin orbit torque (SOT) layer, disposed between the selector and the MTJ structure, wherein the SOT layer has a sidewall aligned with a sidewall of the selector; a transistor, wherein the transistor has a drain electrically coupled to the MTJ structure; a word line, electrically coupled to a gate of the transistor; a bit line, electrically coupled to the SOT layer; a first source line, electrically coupled to a source of the transistor; and a second source line, electrically coupled to the selector, wherein the transistor is configured to control a write signal flowing between the bit line and the second source line, and control a read signal flowing between the bit line and the first source line.

