

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2022/0368318 A1 HUANG et al.

(43) **Pub. Date:**

Nov. 17, 2022

(54) DATA RETENTION CIRCUIT AND METHOD

(71) Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY,

LTD., Hsinchu (TW)

Inventors: Kai-Chi HUANG, Hsinchu (TW);

Yung-Chen CHIEN, Hsinchu (TW); Chi-Lin LIU, Hsinchu (TW);

Wei-Hsiang MA, Hsinchu (TW); Jerry Chang Jui KAO, Hsinchu (TW); Shang-Chih HSIEH, Hsinchu (TW); Lee-Chung LU, Hsinchu (TW)

Appl. No.: 17/815,679

Jul. 28, 2022 (22) Filed:

Related U.S. Application Data

- Continuation of application No. 17/314,370, filed on May 7, 2021, now Pat. No. 11,456,728, which is a continuation of application No. 16/294,726, filed on Mar. 6, 2019, now Pat. No. 11,012,057.
- Provisional application No. 62/651,946, filed on Apr. 3, 2018.

Publication Classification

(51) Int. Cl. H03K 3/037 (2006.01)G06F 1/3237 (2006.01)H03K 19/00 (2006.01)H03K 3/356 (2006.01)

U.S. Cl. (52)

> H03K 3/0375 (2013.01); G06F 1/3237 CPC (2013.01); H03K 19/0016 (2013.01); H03K 3/356086 (2013.01); H03K 3/0372 (2013.01)

(57)ABSTRACT

A circuit includes first and second power nodes having differing first and second voltage levels, and a reference node having a reference voltage level. A master latch outputs a first data bit based on a received data bit; a slave latch includes a first inverter that outputs a second data bit based on the first data bit and a second inverter that outputs an output data bit based on a selected one of the first data bit or a third data bit; a level shifter outputs the third data bit based on a fourth data bit; and a retention latch outputs the fourth data bit based on the second data bit. The first and second inverters and the level shifter are coupled between the first power node and the reference node, and the retention latch includes a plurality of transistors coupled between the second power node and the reference node.

