

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0215157 A1

Jun. 27, 2024 (43) **Pub. Date:**

(54) PRINTED CIRCUIT BOARD

(71) Applicant: SAMSUNG

ELECTRO-MECHANICS CO., LTD.,

Suwon-si (KR)

(72) Inventors: Ki Ran PARK, Suwon-si (KR); Hyun

Woo KWON, Suwon-si (KR); Tae Hong MIN, Suwon-si (KR); Sang Hyun HAN, Suwon-si (KR); Guh Hwan LIM, Suwon-si (KR); Yo Han SONG, Suwon-si (KR); Dong Keun LEE, Suwon-si (KR); Kyeong Yub JUNG, Suwon-si (KR); Eun Gyu JEONG, Suwon-si (KR); Yu Mi KIM,

Suwon-si (KR)

(73) Assignee: SAMSUNG

ELECTRO-MECHANICS CO., LTD.,

Suwon-si (KR)

(21) Appl. No.: 18/382,202

(22)Filed: Oct. 20, 2023

(30)Foreign Application Priority Data

Dec. 21, 2022 (KR) 10-2022-0180873

Publication Classification

(51) Int. Cl. H05K 1/02 (2006.01)

H05K 3/10 (2006.01)H05K 3/42 (2006.01)

(52)U.S. Cl.

> CPC H05K 1/0298 (2013.01); H05K 3/108 (2013.01); H05K 3/425 (2013.01); H05K 2201/09509 (2013.01); H05K 2201/09563 (2013.01); H05K 2201/096 (2013.01); H05K

2203/072 (2013.01); H05K 2203/0723

(2013.01)

ABSTRACT (57)

A printed circuit board includes: a first insulating layer; a via pad disposed on an upper surface of the first insulating layer; a second insulating layer disposed on the upper surface of the first insulating layer and having a via hole exposing at least a portion of an upper surface of the via pad; a conductor pattern disposed on the exposed upper surface of the via pad; and a via including a first metal layer covering at least a portion of each of a wall surface of the via hole, the exposed upper surface of the via pad, and the conductor pattern, and a second metal layer disposed on the first metal layer and disposed in at least a portion of the via hole.

100A

