



US 20220393649A1

(19) **United States**(12) **Patent Application Publication**
LI et al.(10) **Pub. No.: US 2022/0393649 A1**(43) **Pub. Date: Dec. 8, 2022**(54) **COMPENSATION CIRCUIT AND CHIP,
METHOD, APPARATUS, STORAGE
MEDIUM, AND ELECTRONIC DEVICE****Publication Classification**

(51) **Int. Cl.**
H03F 1/32 (2006.01)
H03F 1/30 (2006.01)
H03F 3/45 (2006.01)
(52) **U.S. Cl.**
CPC *H03F 1/3205* (2013.01); *H03F 1/301*
(2013.01); *H03F 3/45475* (2013.01); *H03F*
2201/3218 (2013.01)

(71) Applicant: **ZTE Corporation**, Shenzhen (CN)(72) Inventors: **Jijun LI**, Shenzhen (CN); **Jingjing DONG**, Shenzhen (CN); **Guoliang ZHAO**, Shenzhen (CN); **Zhongyi CHEN**, Shenzhen (CN)(21) Appl. No.: **17/638,498**(22) PCT Filed: **Aug. 26, 2020**(86) PCT No.: **PCT/CN2020/111361**

§ 371 (c)(1),

(2) Date: **Feb. 25, 2022**(30) **Foreign Application Priority Data**

Aug. 30, 2019 (CN) 201910817751.5

(57) **ABSTRACT**

A compensation circuit, chip, method and device, a storage medium, and an electronic device are disclosed. The compensation circuit may include an analog module (102) including an input node (1022) and an output node (1024), wherein the input node (1022) is configured to receive an input signal and the output node (1024) is configured to output an output signal; and a linearity compensation module (104) including a plurality of transconductance units (1042), where the plurality of transconductance units (1042) are configured to acquire a first configuration signal and configure a combination of the plurality of transconductance units (1042) based on the first configuration signal to provide a compensation signal to the output node (1024), and the first configuration signal is configured to indicate a signal at any position in the analog module (102).

