

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2022/0399897 A1 Chen et al.

Dec. 15, 2022 (43) **Pub. Date:**

(54) FREQUENCY-LOCKED LOOP AND METHOD FOR CORRECTING OSCILLATION FREQUENCY OF OUTPUT SIGNAL OF FREQUENCY-LOCKED LOOP

(71) Applicant: MEDIATEK INC., Hsin-Chu (TW)

Inventors: Chien-Wei Chen, Hsinchu City (TW); Yu-Li Hsueh, Hsinchu City (TW); Chao-Ching Hung, Hsinchu City (TW)

Assignee: MEDIATEK INC., Hsin-Chu (TW)

Appl. No.: 17/575,646 (21)

(22) Filed: Jan. 14, 2022

Related U.S. Application Data

(60) Provisional application No. 63/209,026, filed on Jun. 10, 2021.

Publication Classification

(51) Int. Cl. H03L 7/099 (2006.01) (52) U.S. Cl. CPC *H03L 7/0995* (2013.01)

(57)ABSTRACT

A frequency-locked loop (FLL) and a method for correcting an oscillation frequency of an output signal of the FLL are provided. The FLL includes a switched capacitor circuit, a first resistor set, a second resistor set, a determination circuit and a control circuit. The switched capacitor circuit includes a capacitor, and connection of the capacitor is switched according to the oscillation frequency. The first resistor set is configured to provide a first resistance, and the second resistor set is configured to provide a second resistance. The determination circuit is configured to generate a determination result according to the first resistance and the second resistance. The control circuit is configured to generate a control signal for correcting the first resistance and the second resistance according to the determination result, where the oscillation frequency is determined based on the capacitor and at least one of the first resistance and the second resistance.

