



US 20240223171A1

(19) **United States**(12) **Patent Application Publication**  
**LEE et al.**(10) **Pub. No.: US 2024/0223171 A1**(43) **Pub. Date: Jul. 4, 2024**(54) **CONTROLLING DUTY CYCLE DISTORTION  
WITH DIGITAL CIRCUIT**(52) **U.S. Cl.**CPC ..... **H03K 5/1565** (2013.01); **G09G 3/2096**  
(2013.01)(71) Applicant: **PARADE TECHNOLOGIES, LTD.**,  
San Jose, CA (US)(72) Inventors: **YingFan LEE**, Taipei (TW); **Zhih-Ling  
LU**, Taipei (TW); **Andrew LEE**, Taipei  
(TW); **Xin JIN**, San Jose, CA (US)(21) Appl. No.: **18/149,009**(22) Filed: **Dec. 30, 2022****Publication Classification**(51) **Int. Cl.****H03K 5/156** (2006.01)  
**G09G 3/20** (2006.01)

(57)

**ABSTRACT**

A method controls duty cycle distortion of clock signals. An electronic device obtains an input clock signal having a first frequency and a sampling clock signal having a second frequency that is lower than the first frequency. The sampling clock signal has a random noise distribution. The sampling clock signal is applied to sample high voltage duty cycles and low voltage duty cycles of the input clock signal for a duration of time to obtain a sampling result. The electronic device determines a duty cycle distortion level of the input clock signal in the duration of time based on the sampling result. A duty cycle control signal is generated based on the duty cycle distortion level to control the high voltage duty cycles of the input clock signal.

