

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0215217 A1 DOORNBOS et al.

Jun. 27, 2024 (43) **Pub. Date:**

(54) VERTICAL HETEROSTRUCTURE SEMICONDUCTOR MEMORY CELL AND METHODS FOR MAKING THE SAME

(71) Applicant: Taiwan Semiconductor

Manufacturing Company Limited,

Hsinchu (TW)

(72) Inventors: **Gerben DOORNBOS**, Kessel-Lo (BE);

Marcus Johannes Henricus VAN

DAL, Linden (BE)

(21) Appl. No.: 18/596,501

(22) Filed: Mar. 5, 2024

Related U.S. Application Data

- (63) Continuation of application No. 18/102,758, filed on Jan. 29, 2023, now Pat. No. 11,956,940, which is a continuation of application No. 17/199,646, filed on Mar. 12, 2021, now Pat. No. 11,569,244.
- (60) Provisional application No. 63/031,744, filed on May 29, 2020.

Publication Classification

(51) Int. Cl. H10B 12/00 (2006.01)H01L 29/06 (2006.01)H01L 29/225 (2006.01)H01L 29/66 (2006.01)H01L 29/78 (2006.01)H01L 29/786 (2006.01)

(52) U.S. Cl.

CPC H10B 12/033 (2023.02); H01L 29/0673 (2013.01); H01L 29/225 (2013.01); H01L 29/66742 (2013.01); H01L 29/785 (2013.01); H01L 29/78642 (2013.01); H01L 29/7869 (2013.01); H01L 29/78696 (2013.01); H10B 12/03 (2023.02); H10B 12/05 (2023.02); H10B 12/30 (2023.02); H10B 12/315 (2023.02); H10B 12/395 (2023.02); H10B 12/482 (2023.02); H01L 2029/7858 (2013.01)

ABSTRACT (57)

A memory cell comprises a nanowire structure comprising a channel region and source/drain regions of a transistor. The nanowire structure also comprises as first conductor of a capacitive device as a vertical extension of the nanowire structure.

