



(12) **Patent Application Publication**  
**YOU et al.**

(43) **Pub. Date:** **Jun. 27, 2024**

(52) **U.S. Cl.**  
CPC ..... *H01L 23/5381* (2013.01); *H01L 23/3185*  
(2013.01); *H01L 24/16* (2013.01); *H01L 24/17*  
(2013.01); *H01L 25/0655* (2013.01); *H01L*  
*2224/16235* (2013.01); *H01L 2224/16258*  
(2013.01); *H01L 2224/17153* (2013.01)

(72) Inventors: **Se-Ho YOU**, Suwon-si (KR); **Byeong Uk JEON**, Suwon-si (KR)

(22) Filed: **Oct. 6, 2023**

(30) **Foreign Application Priority Data**

Dec. 22, 2022 (KR) ..... 10-2022-0181472

### Publication Classification

(51) **Int. Cl.**  
*H01L 23/538* (2006.01)  
*H01L 23/00* (2006.01)  
*H01L 23/31* (2006.01)  
*H01L 25/065* (2006.01)

(57) **ABSTRACT**

A semiconductor package including a package substrate, a bridge structure stacked on the package substrate, a first molding member surrounding a side surface of the bridge structure, a trace pattern extending along an upper surface of the bridge structure and an upper surface of the first molding member, a via pattern penetrating through the first molding member and electrically connecting the package substrate and the trace pattern to each other, and a first semiconductor chip and a second semiconductor chip each stacked on the upper surface of the first molding member and electrically connected to each other by the bridge structure. The first semiconductor chip and the second semiconductor chip are arranged along a first direction parallel to an upper surface of the package substrate and the trace pattern extends in the first direction and is electrically connected to at least one of the first semiconductor chip and the second semiconductor chip.

