

# (19) United States

## (12) Patent Application Publication (10) Pub. No.: US 2023/0231058 A1 Gardner et al.

Jul. 20, 2023 (43) **Pub. Date:** 

#### STACKABLE SEMICONDUCTOR DEVICE WITH 2D MATERIAL LAYER AND METHODS OF MANUFACTURING THEREOF

(71) Applicant: Tokyo Electron Limited, Tokyo (JP)

Inventors: Mark I. Gardner, Albany, NY (US); H. Jim Fulford, Albany, NY (US)

Assignee: Tokyo Electron Limited, Tokyo (JP)

(21)Appl. No.: 17/578,403

(22) Filed: Jan. 18, 2022

### **Publication Classification**

(51) **Int. Cl.** H01L 29/792 (2006.01)H01L 49/02 (2006.01)H01L 21/8234 (2006.01)H01L 27/11582 (2017.01)

### (52) U.S. Cl. CPC ....... H01L 29/7926 (2013.01); H01L 28/75 (2013.01); H01L 21/823431 (2013.01); H01L 27/11582 (2013.01)

#### (57)ABSTRACT

Example implementations can include a device with a core including a first dielectric material, the core having a mesa structure, a first layer disposed over opposite faces of the mesa structure of the core, the first layer including a metal material, and a second layer disposed over the mesa structure of the core and the first layer, the second layer including a two-dimensional material. Example implementations can include a method of manufacturing a stackable semiconductor device with a two-dimensional material layer, by depositing, over a substrate, a base layer including a first dielectric material, forming, on the base layer, at least one core having a mesa structure, forming sidewalls on opposite vertical surfaces of the mesa structure of the core, depositing, over the core and the sidewalls, a semiconductor layer including a two-dimensional material, and encapsulating the core, the sidewalls, and the semiconductor layer.

100

