



US 20240214077A1

(19) **United States**

(12) **Patent Application Publication**
SUGIMOTO et al.

(10) **Pub. No.: US 2024/0214077 A1**

(43) **Pub. Date: Jun. 27, 2024**

(54) **RECEIVER CIRCUIT AND OPTICAL
RECEIVER CIRCUIT**

(52) **U.S. Cl.**

CPC *H04B 10/6911* (2013.01); *H03F 3/265*
(2013.01); *H03F 3/45636* (2013.01)

(71) Applicant: **SUMITOMO ELECTRIC
INDUSTRIES, LTD.**, Osaka (JP)

(57)

ABSTRACT

(72) Inventors: **Yoshiyuki SUGIMOTO**, Osaka (JP);
Keiji TANAKA, Osaka (JP)

A receiver circuit includes: a constant current circuit to generate second paired current signals according to first paired current signals; a current splitter circuit to output third differential signals having amplitudes smaller than the second paired current signals, from a first and second output nodes; first and second load resistor elements connected between a DC voltage node and the first and second output nodes, respectively; a differential transimpedance amplifier circuit to output paired voltage signals according to the third paired current signals, from first and second output terminals, respectively; and a voltage regulator circuit to adjust a gate voltage of an FET connected between a power supply wire and the DC voltage node, so as to reduce at least a difference in respective average potentials of the first and second output nodes and the first and second output terminals.

(21) Appl. No.: **18/545,182**

(22) Filed: **Dec. 19, 2023**

(30) **Foreign Application Priority Data**

Dec. 22, 2022 (JP) 2022-206029

Publication Classification

(51) **Int. Cl.**

H04B 10/69 (2006.01)

H03F 3/26 (2006.01)

H03F 3/45 (2006.01)

200

