

## (19) United States

## (12) Patent Application Publication (10) Pub. No.: US 2023/0232634 A1 RAJASHEKHAR et al.

Jul. 20, 2023 (43) **Pub. Date:** 

(54) FERROELECTRIC DEVICES INCLUDING A SINGLE CRYSTALLINE FERROELECTRIC LAYER AND METHOD OF MAKING THE **SAME** 

(71) Applicant: SANDISK TECHNOLOGIES LLC, Addison, TX (US)

(72) Inventors: Adarsh RAJASHEKHAR, Santa Clara, CA (US); Raghuveer S.

> MAKALA, Campbell, CA (US); Kartik SONDHĪ, Milpitas, CA (US)

(21) Appl. No.: 17/578,199

(22) Filed: Jan. 18, 2022

## **Publication Classification**

(51) **Int. Cl.** 

H01L 27/11597 (2006.01)H01L 29/78 (2006.01)

H01L 29/66 (2006.01)H01L 29/20 (2006.01)(2006.01)H01L 23/48

(52) U.S. Cl.

CPC .. H01L 27/11597 (2013.01); H01L 29/78391 (2014.09); H01L 29/6684 (2013.01); H01L 29/2003 (2013.01); H01L 23/481 (2013.01)

## (57)**ABSTRACT**

A semiconductor structure includes an active region including a source region, a drain region, and a channel region extending between the source region and the drain region, a gate stack, and a gate dielectric layer located between the gate stack and the active region. The gate stack includes an electrically conductive gate electrode and a single crystalline III-nitride ferroelectric plate located between the electrically conductive gate electrode and the gate dielectric layer, and an entirety of the single crystalline III-nitride ferroelectric plate is single crystalline.

