

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0215113 A1 LEOW et al.

Jun. 27, 2024 (43) Pub. Date:

(54) HEATING APPLIANCE

(71) Applicant: Dyson Technology Limited, Wiltshire

(72) Inventors: Yuen Kee LEOW, Singapore (SG); Zhiyang PAN, Singapore (SG); Kai WANG, Singapore (SG); Stephen John WOOLAGHAN, Swindon (GB); Kishan Mayur AMRATIA, Bristol (GB); Brian William WEEKS, Bath (GB); Glen Raymond WARDLE,

> Swindon (GB); Adorjan GAVEL, Gloucester (GB)

(73) Assignee: **Dyson Technology Limited**, Wiltshire (GB)

(21)Appl. No.: 18/288,721

(22) PCT Filed: Apr. 19, 2022

(86) PCT No.: PCT/GB2022/050982

§ 371 (c)(1),

Oct. 27, 2023 (2) Date:

(30)Foreign Application Priority Data

(GB) 2106252.6 Apr. 30, 2021

Publication Classification

Int. Cl. (51)H05B 1/02 (2006.01)H03K 3/0233 (2006.01)H03K 3/356 (2006.01)H03K 3/3565 (2006.01)H03K 5/1536 (2006.01)H03K 5/24 (2006.01)

(52) U.S. Cl.

CPC H05B 1/0225 (2013.01); H03K 3/02337 (2013.01); H03K 3/356104 (2013.01); H03K 3/3565 (2013.01); H03K 5/1536 (2013.01); H03K 5/24 (2013.01); H05B 1/0252 (2013.01)

(57)ABSTRACT

A method for generating a clock signal from an AC power supply signal includes receiving a reference signal at a first input of a comparator and receiving the AC power supply signal at a second input of the comparator. A clock signal is output by the comparator based on a comparison of the reference signal and the AC power supply signal, such that transitions of the clock signal take place while the reference signal is at a trigger voltage. Following each clock signal transition, the reference signal is changed from the trigger voltage to a hysteresis voltage that reduces a likelihood of the comparator outputting, immediately after each clock signal transition, a spurious transition of the clock signal due to noise on the AC power supply signal. The reference signal is then returned from the hysteresis voltage to the trigger voltage prior to return of the AC power supply signal to a level intended to cause a further clock signal transition at the output of the comparator.

