



US 20240179887A1

(19) **United States**(12) **Patent Application Publication**
HARADA et al.(10) **Pub. No.: US 2024/0179887 A1**(43) **Pub. Date: May 30, 2024**(54) **MEMORY-ELEMENT-INCLUDING
SEMICONDUCTOR DEVICE**(52) **U.S. Cl.**CPC *H10B 12/20* (2023.02); *G11C 11/404*
(2013.01); *G11C 11/4096* (2013.01)(71) Applicant: **Unisantis Electronics Singapore Pte.
Ltd., Singapore (SG)**

(57)

ABSTRACT(72) Inventors: **Nozomu HARADA**, Tokyo (JP);
Masakazu KAKUMU, Tokyo (JP);
Koji SAKUI, Tokyo (JP)

In a memory cell including a first gate insulating layer **5** and a first gate conductor layer **6** surrounding a P layer **3a** constituting a lower portion of a pillar-shaped P layer **3** standing on a P layer substrate **1**, a second gate insulating layer **9** surrounding a P layer **3b** constituting an upper portion of the P layer **3**, a second gate conductor layer **10**, and N⁺ layers **11a** and **11b** at both ends of the P layer **3b** and a MOS transistor including a pillar-shaped P layer **3A** standing on a P layer substrate **1a** connecting to the same P layer substrate **1**, a third gate insulating layer **9a** surrounding an upper P layer **3ba** of the P layer **3A**, a third gate conductor layer **10a**, and N⁺ layers **11aa** and **11ba** at both ends of the P layer **3ba**, bottom portions and top portions of the P layer **3** and the P layer **3A** are located at substantially the same heights of line A and line C, respectively, in a perpendicular direction, and bottom portions of the P layer **3b** and the P layer **3ba** are located at substantially the same height of line B.

(21) Appl. No.: **18/520,130**(22) Filed: **Nov. 27, 2023**(30) **Foreign Application Priority Data**

Nov. 28, 2022 (WO) PCT/JP2022/043781

Publication Classification(51) **Int. Cl.***H10B 12/00* (2006.01)*G11C 11/404* (2006.01)*G11C 11/4096* (2006.01)