

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2023/0230883 A1 Yoshida

Jul. 20, 2023 (43) **Pub. Date:**

(54) METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE

(71) Applicant: Powerchip Semiconductor

Manufacturing Corporation, Hsinchu

(TW)

(72) Inventor: **Hiroshi Yoshida**, Hsinchu City (TW)

Assignee: Powerchip Semiconductor

Manufacturing Corporation, Hsinchu

Appl. No.: 17/858,036

Filed: (22)Jul. 5, 2022

(30)Foreign Application Priority Data

Jan. 3, 2022 (TW) 111100019

Publication Classification

(51) Int. Cl. H01L 21/8234 (2006.01)H01L 21/02 (2006.01)H01L 21/033 (2006.01) H01L 21/3065 (2006.01)H01L 21/308 (2006.01)H01L 29/66 (2006.01) H01L 21/3105 (2006.01)H01L 21/321 (2006.01)

(52) U.S. Cl.

CPC H01L 21/823462 (2013.01); H01L 21/0332 (2013.01); H01L 21/02236 (2013.01); H01L 21/3065 (2013.01); H01L 21/3081 (2013.01); H01L 21/3212 (2013.01); H01L 21/31053 (2013.01); H01L 21/823481 (2013.01); H01L 29/66545 (2013.01)

(57)**ABSTRACT**

A method of manufacturing a semiconductor device includes forming a gate oxide layer on a substrate, where the substrate includes a high voltage region and a low voltage region. The gate oxide layer is disposed in the high voltage region. Wet etching is performed on the gate oxide layer to reduce a thickness of the gate oxide layer. Multiple trenches are formed around the high voltage region in the substrate, where forming the trenches includes removing an edge of the gate oxide layer to make the thickness of the gate oxide layer uniform. An insulating material is filled in the trenches to form multiple shallow trench isolation structures, where an upper surface of the shallow trench isolation structures close to the edge of the gate oxide layer is coplanar with an upper surface of the gate oxide layer.

