



US 20240213244A1

(19) **United States**

(12) **Patent Application Publication**  
**Anderson et al.**

(10) **Pub. No.: US 2024/0213244 A1**

(43) **Pub. Date: Jun. 27, 2024**

(54) **VTFET CELL BOUNDARY HAVING AN  
IN-LINE CONTACT**

(71) Applicant: **International Business Machines  
Corporation**, Armonk, NY (US)

(72) Inventors: **Brent A. Anderson**, Jericho, VT (US);  
**Albert M. Chu**, Nashua, NH (US);  
**Ruilong Xie**, Niskayuna, NY (US);  
**Lawrence A. Clevenger**, Saratoga  
Springs, NY (US); **Nicholas Anthony  
Lanzillo**, Wynantskill, NY (US);  
**Reinaldo Vega**, Mahopac, NY (US)

(21) Appl. No.: **18/145,059**

(22) Filed: **Dec. 22, 2022**

**Publication Classification**

(51) **Int. Cl.**  
**H01L 27/092** (2006.01)  
**H01L 21/8238** (2006.01)

**H01L 23/528** (2006.01)

**H01L 29/08** (2006.01)

**H01L 29/417** (2006.01)

**H01L 29/78** (2006.01)

(52) **U.S. Cl.**

CPC .... **H01L 27/092** (2013.01); **H01L 21/823871**  
(2013.01); **H01L 21/823885** (2013.01); **H01L**  
**23/5286** (2013.01); **H01L 29/0847** (2013.01);  
**H01L 29/41741** (2013.01); **H01L 29/7827**  
(2013.01)

(57)

**ABSTRACT**

Embodiments of the invention provide a multi-layer inte-  
grated circuit (IC) structure that includes a cell having a cell  
boundary defined by a plurality of transistor-gate pitch  
(TGP) regions and an in-line contact region. The plurality of  
TGP regions include a reduced-area TGP region and non-  
reduced area TGP regions. The reduced-area TGP region is  
less than each of the non-reduced-area TGP regions. An  
in-line contact is within the in-line contact region and  
operable to electrically couple to a source or drain (S/D)  
region within the in-line contact region.

