



US 20230232126A1

(19) **United States**

(12) **Patent Application Publication**
ITO

(10) **Pub. No.: US 2023/0232126 A1**

(43) **Pub. Date: Jul. 20, 2023**

(54) **IMAGE CAPTURING CIRCUIT THAT CAN
BE APPLIED TO IMAGE CAPTURING
APPARATUS**

(52) **U.S. Cl.**

CPC *H04N 25/42* (2023.01); *G06T 3/4053*
(2013.01)

(71) Applicant: **Canon Kabushiki Kaisha**, Tokyo (JP)

(57)

ABSTRACT

(72) Inventor: **Shigeyoshi ITO**, Tokyo (JP)

An image capturing circuit that can be applied to an image capturing apparatus, including a pixel array having photo-electric conversion elements arranged in a matrix, a row selection circuit capable of reading out still image data with a first resolution and LV moving image data with a second resolution lower than the first resolution from the pixel array, an image memory for storing the read still image data and the read LV moving image data, and a reduction circuit that converts the still image data to reduced image data with a third resolution lower than the first resolution. The still image data is read out from the memory and output after converted to the reduced still image data, and the still image data is also output without being converted. The LV moving image data is read out from the memory and output without being converted.

(21) Appl. No.: **18/155,206**

(22) Filed: **Jan. 17, 2023**

(30) **Foreign Application Priority Data**

Jan. 20, 2022 (JP) 2022-007149

Publication Classification

(51) **Int. Cl.**

H04N 25/42 (2006.01)

G06T 3/40 (2006.01)

