

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2023/0230908 A1 BUOT et al.

Jul. 20, 2023 (43) **Pub. Date:**

(54) PACKAGE COMPRISING A SUBSTRATE WITH POST INTERCONNECTS AND A SOLDER RESIST LAYER HAVING A CAVITY

(71) Applicant: QUALCOMM Incorporated, San

Diego, CA (US)

(72) Inventors: Joan Rey Villarba BUOT, Escondido,

CA (US); Zhijie WANG, San Diego, CA (US); Hong Bok WE, San Diego, CA (US); Aniket PATIL, San Diego,

CA (US)

(21) Appl. No.: 17/579,434

(22) Filed: Jan. 19, 2022


Publication Classification

(51) Int. Cl. (2006.01)H01L 23/498 (2006.01)H01L 23/538 H01L 23/00 (2006.01)H01L 23/532 (2006.01)H01L 21/60 (2006.01)

(52) U.S. Cl. CPC H01L 23/49816 (2013.01); H01L 23/5386 (2013.01); H01L 24/14 (2013.01); H01L 23/53233 (2013.01); H01L 21/60 (2021.08)

(57)ABSTRACT

A package comprising a first substrate, a first integrated device coupled to the first substrate, and a second substrate, and a plurality of solder interconnects coupled to the first substrate and the second substrate. The first substrate comprises at least one first dielectric layer; a first plurality of interconnects, wherein the first plurality of interconnects include a first plurality of post interconnects; and a first solder resist layer coupled to a first surface of the first substrate. The second substrate comprises a first surface and a second surface; at least one second dielectric layer; a second plurality of interconnects, wherein the second plurality of interconnects comprises a second plurality of post interconnects; and a second solder resist layer coupled to the second surface of the second substrate. The second surface of the second substrate faces the first substrate. The second solder resist layer includes a cavity.



CROSS SECTIONAL PROFILE VIEW