

# (19) United States

## (12) Patent Application Publication (10) Pub. No.: US 2022/0368333 A1 PARK et al.

Nov. 17, 2022

## (43) Pub. Date:

### (54) INTEGRATED CIRCUIT AND MEMORY **SYSTEM**

(71) Applicant: **SK hynix Inc.**, Gyeonggi-do (KR)

(72) Inventors: Ji Hwan PARK, Gyeonggi-do (KR); Jun Il MOON, Gyeonggi-do (KR); Byung Kuk YOON, Gyeonggi-do (KR); Myeong Jae PARK,

Gyeonggi-do (KR)

Appl. No.: 17/877,536

(22)Filed: Jul. 29, 2022

### Related U.S. Application Data

Continuation-in-part of application No. 17/526,870, filed on Nov. 15, 2021, which is a continuation-in-part of application No. 17/009,403, filed on Sep. 1, 2020, now Pat. No. 11,349,466.

#### (30)Foreign Application Priority Data

Apr. 9, 2020 (KR) ..... 10-2020-0043459

#### **Publication Classification**

(51) Int. Cl. H03L 7/081 (2006.01)H03L 7/099 (2006.01)

(52)U.S. Cl.

> H03L 7/0814 (2013.01); H03L 7/0998 CPC ..... (2013.01); H03L 7/0818 (2013.01)

#### ABSTRACT (57)

In an embodiment of the present disclosure, an integrated circuit includes: a first interface suitable for receiving first to N<sup>th</sup> data, where N is an even number equal to or greater than 2, and first to N<sup>th</sup> multi-phase clocks; an interface conversion circuit suitable for generating serial data based on the first to N<sup>th</sup> data that are received through the first interface, and generating a data strobe signal for strobing the serial data based on the first to N<sup>th</sup> multi-phase clocks that are received through the first interface; and a second interface suitable for receiving the serial data and the data strobe signal.



