

# (19) United States

## (12) Patent Application Publication (10) Pub. No.: US 2024/0213054 A1 OH et al.

Jun. 27, 2024 (43) **Pub. Date:** 

### (54) METHOD AND COMPUTING SYSTEM FOR MANUFACTURING THREE-DIMENSIONAL SEMICONDUCTOR DEVICE

(71) Applicant: SAMSUNG ELECTRONICS CO.,

LTD., Suwon-si (KR)

(72) Inventors: Youngsik OH, Suwon-si (KR);

Sunghoon KIM, Suwon-so (KR)

(73) Assignee: SAMSUNG ELECTRONICS CO., LTD., Suwon-si (KR)

(21) Appl. No.: 18/381,032

(22) Filed: Oct. 17, 2023

(30)Foreign Application Priority Data

Dec. 22, 2022 (KR) ...... 10-2022-0182167

#### **Publication Classification**

(51) Int. Cl. H01L 21/67 (2006.01) (52) U.S. Cl. CPC .. H01L 21/67138 (2013.01); H01L 21/67276 (2013.01); H01L 21/67294 (2013.01)

#### (57)ABSTRACT

A method and a computing system, for manufacturing a three-dimensional semiconductor device including first and second semiconductor device layers, are provided. The method includes: identifying candidate locations in a via area of the first semiconductor layer; identifying nets of the second semiconductor layer to be connected to through-via structures corresponding to the candidate locations; identifying a plurality of connection costs respectively corresponding to connections between the through-via structures and the nets; identifying pairs of the nets and the through-via structures, based on the plurality of connection costs; allocating the through-via structures according to the pairs; forming the through-via structures at the candidate locations; and forming electrical connections between the through-via structures.

