



US 20230231547A1

(19) **United States**(12) **Patent Application Publication**
McQuilkin et al.(10) **Pub. No.: US 2023/0231547 A1**(43) **Pub. Date: Jul. 20, 2023**(54) **COMPARATOR WITH CONFIGURABLE
OPERATING MODES**(71) Applicant: **Analog Devices, Inc.**, Wilmington, MA
(US)(72) Inventors: **Christopher C. McQuilkin**, Hollis, NH
(US); **Andrew Nathan Mort**, Wexford,
PA (US)(21) Appl. No.: **18/186,855**(22) Filed: **Mar. 20, 2023****Related U.S. Application Data**(62) Division of application No. 17/461,634, filed on Aug.
30, 2021, now Pat. No. 11,637,551, which is a divi-
sion of application No. 16/827,168, filed on Mar. 23,
2020, now Pat. No. 11,128,287.**Publication Classification**(51) **Int. Cl.**
H03K 5/24 (2006.01)
H03K 5/01 (2006.01)**G01R 19/00** (2006.01)**G11C 7/06** (2006.01)**H03K 5/02** (2006.01)(52) **U.S. Cl.**CPC **H03K 5/24** (2013.01); **H03K 5/01**
(2013.01); **H03K 5/2481** (2013.01); **G01R**
19/0038 (2013.01); **G11C 7/062** (2013.01);
H03K 5/023 (2013.01)

(57)

ABSTRACT

A multiple operating-mode comparator system can be useful for high bandwidth and low power automated testing. The system can include a gain stage configured to drive a high impedance input of a comparator output stage, wherein the gain stage includes a differential switching stage coupled to an adjustable impedance circuit, and an impedance magnitude characteristic of the adjustable impedance circuit corresponds to a bandwidth characteristic of the gain stage. The comparator output stage can include a buffer circuit coupled to a low impedance comparator output node. The buffer circuit can provide a reference voltage for a switched output signal at the output node in a higher speed mode, and the buffer circuit can provide the switched output signal at the output node in a lower power mode.

