

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0223130 A1 IVANOV et al.

Jul. 4, 2024 (43) Pub. Date:

(54) VOLTAGE BUFFER

(71) Applicant: TEXAS INSTRUMENTS

INCORPORATED, Dallas, TX (US)

Inventors: Vadim Valerievich IVANOV, Dallas,

TX (US); Srinivas Kumar PULIJALA, Tucson, AZ (US)

Appl. No.: 18/090,756

Dec. 29, 2022 (22) Filed:

Publication Classification

(51) Int. Cl.

H03F 1/08 (2006.01)H03F 3/50 (2006.01) (52) U.S. Cl.

CPC H03F 1/086 (2013.01); H03F 3/505

(57)ABSTRACT

In an example, a circuit includes a first field-effect transistor (FET) having a gate and first and second terminals. The circuit includes a second FET having a gate and first and second terminals, the second terminals of the first and second FETs coupled together. The circuit includes a first boosted follower coupled to the gate of the first FET and includes a second boosted follower coupled to the gate of the second FET. A third FET is coupled to the first boosted follower and the second voltage terminal and configured to turn off the first boosted follower responsive to a first level of an output voltage. A fourth FET is coupled to the second boosted follower and the first voltage terminal and configured to turn off the second boosted follower responsive to a second level of the output voltage.

