



US 20240213087A1

(19) **United States**

(12) **Patent Application Publication**
van der Straten et al.

(10) **Pub. No.: US 2024/0213087 A1**

(43) **Pub. Date:** Jun. 27, 2024

(54) **ADVANCED PITCH INTERCONNECTS WITH MULTIPLE LOW ASPECT RATIO SEGMENTS**

(71) Applicant: **International Business Machines Corporation**, Armonk, NY (US)

(72) Inventors: **Oscar van der Straten**, Guilderland Center, NY (US); **Koichi Motoyama**, Clifton Park, NY (US); **Willie Lester Muchrison, JR.**, Troy, NY (US); **Chih-Chao Yang**, Glenmont, NY (US)

(21) Appl. No.: **18/146,478**

(22) Filed: **Dec. 27, 2022**

Publication Classification

(51) **Int. Cl.**
H01L 21/768 (2006.01)
H01L 23/528 (2006.01)
H01L 23/532 (2006.01)

(52) **U.S. Cl.**
CPC .. *H01L 21/76843* (2013.01); *H01L 21/76802* (2013.01); *H01L 21/76846* (2013.01); *H01L 21/76865* (2013.01); *H01L 21/76877* (2013.01); *H01L 23/5283* (2013.01); *H01L 23/53295* (2013.01); *H01L 23/53209* (2013.01); *H01L 23/53266* (2013.01)

(57) **ABSTRACT**
A semiconductor interconnect structure and formation thereof. The semiconductor interconnect structure includes a first high aspect ratio metal line. The first high aspect ratio metal line includes a first low aspect ratio line segment and a second low aspect ratio line segment.

