



US 20220352880A1

(19) **United States**

(12) **Patent Application Publication**
Chen et al.

(10) **Pub. No.: US 2022/0352880 A1**

(43) **Pub. Date: Nov. 3, 2022**

(54) **DRIVING BUFFER WITH CONFIGURABLE SLEW RATE FOR DATA TRANSMISSION**

Publication Classification

(51) **Int. Cl.**
H03K 5/01 (2006.01)
H03K 19/20 (2006.01)
(52) **U.S. Cl.**
CPC *H03K 5/01* (2013.01); *H03K 19/20* (2013.01); *H03K 2005/00013* (2013.01)

(71) Applicant: **Taiwan Semiconductor Manufacturing Company, Ltd.**,
Hsinchu (TW)

(72) Inventors: **Huan-Neng Chen**, Taichung (TW);
Chang-Fen Hu, Hsinchu (TW);
Shao-Yu Li, Hsinchu (TW)

(21) Appl. No.: **17/538,154**

(22) Filed: **Nov. 30, 2021**

Related U.S. Application Data

(60) Provisional application No. 63/182,007, filed on Apr. 30, 2021.

(57) **ABSTRACT**

In some embodiments, digital logic components, such as those found in standard cells in integrated circuit devices, are used to synthesize signals with controllable waveforms that result in transmitted signals that meet certain requirements, such as above-threshold high openings and below-threshold over/under-shooting. In some embodiments, driving buffers with logic controls and delay chains are used to achieve controllable slew rates at rising and falling edges to minimize over/under shooting behavior in signals. In some embodiments, control logic and delay chains produce controllable rising/falling “stair-type” edges to obtain optimized damping waveform.

