



(10) Pub. No.: US 2024/0237362 A9
(48) Pub. Date: Jul. 11, 2024
CORRECTED PUBLICATION

- | | |
|--------------------|-----------|
| <i>H01L 25/00</i> | (2006.01) |
| <i>H01L 25/065</i> | (2006.01) |
| <i>H01L 25/18</i> | (2006.01) |

- (52) **U.S. Cl.**
CPC ***H10B 80/00*** (2023.02); ***H01L 24/08***
(2013.01); ***H01L 24/80*** (2013.01); ***H01L***
25/0657 (2013.01); ***H01L 25/18*** (2013.01);
H01L 25/50 (2013.01); ***H01L 2224/08145***
(2013.01); ***H01L 2224/80895*** (2013.01); ***H01L***
2224/80896 (2013.01); ***H01L 2924/1431***
(2013.01); ***H01L 2924/14511*** (2013.01)

- (57) **ABSTRACT**

- A three-dimensional semiconductor memory device may include a peripheral structure and a cell structure on the peripheral structure. The cell structure may include a substrate having first and second surfaces, which are opposite to each other, a stack including gate electrodes, which are stacked on the first surface of the substrate, an insulating layer on the second surface of the substrate, a penetration contact plug penetrating the first surface of the substrate, a first gapfill conductive pattern provided to penetrate the second surface of the substrate and the insulating layer and spaced apart from the penetration contact plug, a second gapfill conductive pattern provided to penetrate the second surface of the substrate and the insulating layer and connected to the penetration contact plug, a first gapfill spacer between the first gapfill conductive pattern and the substrate, and a second gapfill spacer between the second gapfill conductive pattern and the substrate.

- (22) Filed: **May 25, 2023**

Prior Publication Data

- (15) Correction of US 2024/0138157 A1 Apr. 25, 2024
See (22) Filed
See (30) Foreign Application Data

- (65) US 2024/0138157 A1 Apr. 25, 2024

(30) **Foreign Application Priority Data**

Oct. 20, 2022 (KR) 10-2022-0135329

Publication Classification

- (51) **Int. Cl.**
H10B 80/00 (2006.01)
H01L 23/00 (2006.01)

