

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2023/0231544 A1 Xu et al.

Jul. 20, 2023 (43) **Pub. Date:**

(54) RESILIENT STORAGE CIRCUITS

(71) Applicant: Microsoft Technology Licensing, LLC, Redmond, WA (US)

(72) Inventors: **Yanzhong Xu**, Santa Clara, CA (US); Tracey DellaRova, Wake Forest, NC

(US)

(21) Appl. No.: 18/189,672

(22) Filed: Mar. 24, 2023

Related U.S. Application Data

Continuation of application No. 17/834,744, filed on Jun. 7, 2022, now Pat. No. 11,637,548, which is a division of application No. 17/114,323, filed on Dec. 7, 2020, now Pat. No. 11,381,226.

Publication Classification

(51) Int. Cl. H03K 3/037 (2006.01)H01L 27/092 (2006.01)

U.S. Cl. CPC H03K 3/037 (2013.01); H01L 27/0928 (2013.01)

ABSTRACT (57)

The present disclosure includes an integrated circuit comprising a first pair of complementary transistors configured in series, a second pair of complementary transistors configured in series, and at least one charge extraction transistor having a gate coupled to a first potential, a source coupled to a second potential, and a drain coupled to a data storage node of one of the first or second pairs of complementary transistors. The first potential and second potential bias the at least one charge extraction transistor in a nonconductive state. The drain of the at least one charge extraction transistor is formed in a doped material shared with a drain of a transistor of the first or second pairs of complementary transistors.

