

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0179912 A1 CHOI et al.

May 30, 2024

(43) **Pub. Date:**

(54) NONVOLATILE MEMORY DEVICE AND MEMORY SYSTEM COMPRISING THE **SAME**

(71) Applicant: Samsung Electronics Co., Ltd.,

Suwon-si (KR)

(72) Inventors: Moorym CHOI, Yongin-si (KR); Jungtae SUNG, Seoul (KR); Sanghee YOON, Hwaseong-si (KR); Wooyong JEON, Anyang-si (KR); Junyoung CHOI, Seoul (KR); Yoonjo HWANG,

Gimpo-si (KR)

Assignee: Samsung Electronics Co., Ltd.,

Suwon-si (KR)

(21) Appl. No.: 18/436,169

(22) Filed: Feb. 8, 2024

Related U.S. Application Data

(63) Continuation of application No. 17/368,029, filed on Jul. 6, 2021, now Pat. No. 11,930,638.

(30)Foreign Application Priority Data

Dec. 2, 2020 (KR) 10-2020-0166969

Publication Classification

(51) Int. Cl.

H10B 43/27 (2006.01)H10B 12/00 (2006.01)H10B 43/40 (2006.01)

(52) U.S. Cl.

CPC H10B 43/27 (2023.02); H10B 12/50 (2023.02); H10B 43/40 (2023.02)

(57)ABSTRACT

A nonvolatile memory device includes a first structure and a second structure bonded to the first structure. The second structure includes a low-resistance conductive layer, a common source line layer on the low-resistance conductive layer, a stack structure above the common source line layer, a plurality of channel structures passing through a cell region of the stack structure and contacting the common source line layer, a dummy channel structure passing through a step region of the stack structure and contacting the common source line layer, a second insulating structure on the stack structure, a plurality of second bonding pads on the second insulating structure, and a second interconnect structure in the second insulating structure.

