



US 20220368353A1

(19) **United States**(12) **Patent Application Publication**
Sugioka et al.(10) **Pub. No.: US 2022/0368353 A1**(43) **Pub. Date: Nov. 17, 2022**(54) **ENCODING DEVICE, ENCODING METHOD,
DECODING DEVICE, DECODING METHOD,
AND PROGRAM****Publication Classification**(51) **Int. Cl.****H03M 13/15** (2006.01)**H03M 13/00** (2006.01)(52) **U.S. Cl.****CPC H03M 13/1575** (2013.01); **H03M 13/611**
(2013.01)(71) Applicant: **Sony Semiconductor Solutions
Corporation, Kanagawa (JP)**(72) Inventors: **Tatsuya Sugioka, Tokyo (JP);
Toshihisa Hyakudai, San Diego, CA
(US); Masayuki Unuma, Kanagawa
(JP); Daisuke Okazawa, Kanagawa
(JP); Aritoshi Kimura, Kanagawa (JP);
Hiroshi Shiroyita, Kanagawa (JP)**

(57)

ABSTRACT

The technology relates to an encoding device, an encoding method, a decoding device, a decoding method, and a program enabling encoding with favorable transmission efficiency with a controlled running disparity.

A calculation section divides inputted data into N or M bits to calculate a first running disparity of an N or M bit data string. A determination section determines whether the data string is inverted based on the first running disparity calculated by the calculation section and a second running disparity calculated therebefore. An addition section inverts or non-inverts the data string based on a determination result by the determination section to add a flag indicating the determination result for outputting. The determination section determines not to perform inversion when the data string is a control code. The addition section adds the flag assigned to the control code. The technology is applicable to a device communicating in an SLVS-EC specification.

(21) Appl. No.: **17/636,985**(22) PCT Filed: **Jun. 30, 2020**(86) PCT No.: **PCT/JP2020/025631**

§ 371 (c)(1),

(2) Date: **Feb. 21, 2022**(30) **Foreign Application Priority Data**

Aug. 30, 2019 (JP) 2019-157637

