



US 20240215231A1

(19) **United States**

(12) **Patent Application Publication**  
**LIU et al.**

(10) **Pub. No.: US 2024/0215231 A1**

(43) **Pub. Date: Jun. 27, 2024**

(54) **THREE-DIMENSIONAL NAND MEMORY  
DEVICE AND METHOD OF FORMING THE  
SAME**

**Publication Classification**

(51) **Int. Cl.**

*H10B 41/27* (2006.01)

*G11C 16/04* (2006.01)

*H10B 41/10* (2006.01)

*H10B 41/35* (2006.01)

*H10B 43/10* (2006.01)

*H10B 43/27* (2006.01)

*H10B 43/35* (2006.01)

(52) **U.S. Cl.**

CPC ..... *H10B 41/27* (2023.02); *G11C 16/0483*

(2013.01); *H10B 41/10* (2023.02); *H10B*

*41/35* (2023.02); *H10B 43/10* (2023.02);

*H10B 43/27* (2023.02); *H10B 43/35* (2023.02)

(71) Applicant: **Yangtze Memory Technologies Co.,  
Ltd., Wuhan (CN)**

(72) Inventors: **SiMin LIU**, Wuhan (CN); **Wei XU**,  
Wuhan (CN); **Bin YUAN**, Wuhan (CN);  
**Bo XU**, Wuhan (CN); **Yali GUO**,  
Wuhan (CN); **Beibei LI**, Wuhan (CN);  
**Lei XUE**, Wuhan (CN); **ZongLiang**  
**HUO**, Wuhan (CN)

(73) Assignee: **Yangtze Memory Technologies Co.,  
Ltd., Wuhan (CN)**

(21) Appl. No.: **18/090,087**

(22) Filed: **Dec. 28, 2022**

(30) **Foreign Application Priority Data**

Dec. 21, 2022 (CN) ..... 202211651060.0

(57)

**ABSTRACT**

A semiconductor device includes N number of decks. Each deck includes alternating word line layers and insulating layers. Each deck includes two first gate line slit (GLS) structures and a second GLS structure positioned between the two first GLS structures. The two first GLS structures and the second GLS structures each extend in an X-Z plane and cut through the word line layers and the insulating layers of the respective deck. At least one second GLS structure of at least one deck in the N number of decks includes multiple sub-GLS structures. The multiple sub-GLS structures are separate from each other.

