

US 20240237210A9

(19) United States

(12) Patent Application Publication BIELICK et al.

(54) MODIFIED INTERNAL CLEARANCE(S) AT CONNECTOR PIN APERTURE(S) OF A CIRCUIT BOARD

(71) Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATION,

Armonk, NY (US)

(72) Inventors: James D. BIELICK, Pine Island, MN (US); Theron Lee LEWIS, Rochester, MN (US); David J. BRAUN, St. Charles, MN (US); John R. DANGLER, Rochester, MN (US);

Timothy P. YOUNGER, Rochester, MN (US); Stephen Michael HUGO, Stewartville, MN (US); Timothy JENNINGS, Rochester, MN (US)

(21) Appl. No.: 18/048,456

(22) Filed: Oct. 21, 2022

Prior Publication Data

- (15) Correction of US 2024/0138064 A1 Apr. 25, 2024 See (22) Filed.
- (65) US 2024/0138064 A1 Apr. 25, 2024

200'

(10) Pub. No.: US 2024/0237210 A9

(48) Pub. Date: Jul. 11, 2024 CORRECTED PUBLICATION

Publication Classification

(51) **Int. Cl.**

 H05K 1/11
 (2006.01)

 H05K 3/00
 (2006.01)

 H05K 3/30
 (2006.01)

(52) U.S. Cl.

(57) ABSTRACT

A method of fabricating a multilayer circuit board is provided which includes forming a layer of a the multilayer circuit board with an internal clearance region having a modified voltage-to-ground clearance of conductive material adjacent to an aperture of the multilayer circuit board. The modified voltage-to-ground clearance of conductive material is based on a configuration of a connector pin to be press-fit connected within the aperture of the multilayer circuit board, and the internal clearance region is enlarged in a direction of greatest normal force outward from the aperture with insertion of the connector pin into the aperture.

