



(12) **Patent Application Publication**
CHIANG et al.

(10) **Pub. No.: US 2024/0223166 A1**
(43) **Pub. Date: Jul. 4, 2024**

H01L 27/092 (2006.01)
H03K 3/356 (2006.01)
H03K 19/20 (2006.01)

(52) **U.S. Cl.**
CPC ***H03K 3/35625*** (2013.01); ***H01L 27/0207***
(2013.01); ***H01L 27/0922*** (2013.01); ***H03K***
3/356139 (2013.01); ***H03K 19/20*** (2013.01)

(72) Inventors: **Yueh CHIANG**, Hsinchu (TW);
Shang-Hsuan CHIU, Hsinchu (TW);
Ming-Xiang LU, Hsinchu (TW);
Kuang-Ching CHANG, Hsinchu (TW)

(57) **ABSTRACT**

(21) Appl. No.: 18/309,217

(22) Filed: **Apr. 28, 2023**

Related U.S. Application Data

(60) Provisional application No. 63/477,705, filed on Dec. 29, 2022.

Publication Classification

(51) **Int. Cl.**
H03K 3/3562 (2006.01)
H01L 27/02 (2006.01)

A flip-flop includes a first input circuit, a first NOR logic gate, a stacked gate circuit, a first NAND logic gate and an output circuit. The first input circuit generates a first signal responsive to at least a first data signal, a first or a second clock signal. The first NOR logic gate is coupled between a first and a second node, and generates a second signal responsive to the first signal and a first reset signal. The stacked gate circuit is coupled between the first and a third node, and generates a third signal responsive to the first signal. The first NAND logic gate is coupled between the third and a fourth node, and generates a fourth signal responsive to the third signal and a second reset signal. The output circuit is coupled to the fourth node, and generates a first output signal responsive to the fourth signal.

