



US 20220393687A1

(19) **United States**

(12) **Patent Application Publication**
WU

(10) **Pub. No.: US 2022/0393687 A1**

(43) **Pub. Date: Dec. 8, 2022**

(54) **CLOCK COUNTER, METHOD FOR CLOCK COUNTING, AND STORAGE APPARATUS**

(52) **U.S. CL.**
CPC *H03K 21/10* (2013.01); *H03K 19/20* (2013.01); *H03K 3/037* (2013.01)

(71) Applicant: **CHANGXIN MEMORY TECHNOLOGIES, INC.**, Hefei (CH)

(72) Inventor: **Zengquan WU**, Hefei (CN)

(57) **ABSTRACT**

(21) Appl. No.: **17/888,516**

(22) Filed: **Aug. 16, 2022**

Related U.S. Application Data

(63) Continuation of application No. PCT/CN2022/086500, filed on Apr. 13, 2022.

Foreign Application Priority Data

Mar. 25, 2022 (CN) 202210299683.X

Publication Classification

(51) **Int. Cl.**
H03K 21/10 (2006.01)
H03K 19/20 (2006.01)
H03K 3/037 (2006.01)

Embodiments relate to a clock counter, a method for clock counting, and a storage apparatus. The clock counter includes a clock frequency-dividing circuit, a plurality of counting circuits, and an adding circuit. The clock frequency-dividing circuit receives a clock signal and divide a frequency of the clock signal to output a plurality of frequency-divided clock signals, sum of number of pulses of the plurality of frequency-divided clock signals being equal to number of pulses of the clock signal. The plurality of counting circuits are connected to the clock frequency-dividing circuit, each of the plurality of counting circuits being configured to respectively count pulses for each of the plurality of frequency-divided clock signals and generate an initial count value. The adding circuit is connected to the plurality of counting circuits, and adds up the initial count values of the plurality of counting circuits to generate a target count value.

