

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0215464 A1 Leng

Jun. 27, 2024 (43) **Pub. Date:**

(54) METHOD OF FORMING AN INTEGRATED CIRCUIT STRUCTURE INCLUDING A RESISTIVE RANDOM ACCESS MEMORY (RRAM) CELL

(71) Applicant: Microchip Technology Incorporated, Chandler, AZ (US)

(72) Inventor: Yaojian Leng, Vancouver, WA (US)

Assignee: Microchip Technology Incorporated, Chandler, AZ (US)

(21) Appl. No.: 18/600,826

(22) Filed: Mar. 11, 2024

Related U.S. Application Data

- (62) Division of application No. 17/379,181, filed on Jul.
- (60) Provisional application No. 63/208,039, filed on Jun. 8, 2021.

Publication Classification

(51) Int. Cl. H10N 70/00 (2006.01)H10N 70/20 (2006.01)

(52) U.S. Cl.

CPC H10N 70/841 (2023.02); H10N 70/066 (2023.02); H10N 70/24 (2023.02); H10N 70/245 (2023.02); H10N 70/826 (2023.02); H10N 70/8833 (2023.02)

(57)ABSTRACT

Resistive random access memory (RRAM) cells, for example conductive bridging random access memory (CBRAM) cells and oxygen vacancy-based RRAM (OxR-RAM) cells are provided. An RRAM cell may include a metal-insulator-metal (MIM) structure formed between adjacent metal interconnect layers or between a silicided active layer (e.g., including MOSFET devices) and a first metal interconnect layer. The MIM structure of the RRAM cell may be formed by a damascene process including forming a tub opening in a dielectric region, forming a cup-shaped bottom electrode in the tub opening, forming a cup-shaped insulator in an interior opening defined by the cup-shaped bottom electrode, and forming a top electrode in an interior opening defined by the cup-shaped insulator. The cup-shaped bottom electrode, or a component thereof (in the case of a multi-layer bottom electrode) may be formed concurrently with interconnect vias, e.g., by deposition of tungsten or other conformal metal.

