

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0244839 A1 IKEGAMI et al.

Jul. 18, 2024 (43) Pub. Date:

(54) MEMORY SYSTEM

(71) Applicant: Kioxia Corporation, Tokyo (JP)

(72) Inventors: **Kazutaka IKEGAMI**, Inagi (JP); Hidehiro SHIGA, Yokohama (JP); Shingo NAKAZAWA, Kamakura (JP)

Assignee: Kioxia Corporation, Tokyo (JP)

(21) Appl. No.: 18/435,113

(22) Filed: Feb. 7, 2024

Related U.S. Application Data

Continuation of application No. PCT/JP2022/ 010073, filed on Mar. 8, 2022.

(30)Foreign Application Priority Data

Aug. 18, 2021 (JP) 2021-133526

Publication Classification

(51) Int. Cl. H10B 41/35 (2006.01)H10B 41/27 (2006.01)H10B 41/47 (2006.01)

U.S. Cl. CPC H10B 41/35 (2023.02); H10B 41/27 (2023.02); H10B 41/47 (2023.02)

(57)ABSTRACT

A memory system for low power consumption and high speed read operation in the memory system includes a source line, a string select line having i layers, a first word line having i layers, a second word line having i layers, a select gate line having 1 layer which is divided into 2n, a plurality of memory pillars and a control circuit. Each of the plurality of memory pillars includes a first string and a second string. The first string includes a first transistor, i first memory cells and j second memory cells. The first transistor, the i first memory cells, and the j second memory cells are electrically connected in series. The second string includes a second transistor, i third memory cells, and j fourth memory cells. The second transistor, the i third memory cells, and the j fourth memory cells are electrically connected in series.

