

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0179886 A1 HARADA et al.

May 30, 2024 (43) **Pub. Date:**

(54) MEMORY-ELEMENT-INCLUDING SEMICONDUCTOR DEVICE

(71) Applicant: Unisantis Electronics Singapore Pte.

Ltd., Singapore (SG)

Inventors: Nozomu HARADA, Tokyo (JP); Masakazu KAKUMU, Tokyo (JP);

Koji SAKUI, Tokyo (JP)

(21) Appl. No.: 18/517,572

(22)Filed: Nov. 22, 2023

(30)Foreign Application Priority Data

Nov. 28, 2022 (WO) PCT/JP2022/043781 May 26, 2023 (WO) PCT/JP2023/019722

Publication Classification

(51) Int. Cl.

H10B 12/00 (2006.01)G11C 11/405 (2006.01)G11C 11/4096 (2006.01) (52) U.S. Cl.

CPC H10B 12/20 (2023.02); G11C 11/405 (2013.01); G11C 11/4096 (2013.01)

(57)ABSTRACT

In a memory cell including a first gate insulating layer 5 and a first gate conductor layer 6 surrounding a pillar-shaped P layer 3a standing on a P layer substrate 1, a second gate insulating layer 9 in contact with a Player 3b in contact with an upper surface of the P layer 3a, and N⁺ layers 11a and 11bat both ends of the Player 3b and a MOS transistor including a pillar-shaped Player 3aa standing on a Player substrate 1a connecting to the same P layer substrate 1, a third gate insulating layer 9a in contact with the P layer 3aa, a third gate conductor layer 10a, and N+ layers 11aa and 11ba at both ends of a P layer 3ba, bottom portions of the P layer 3b and the P layer 3ba are located at substantially the same position.

