



US 20240237340A1

(19) **United States**

(12) **Patent Application Publication**  
**KIM et al.**

(10) **Pub. No.: US 2024/0237340 A1**

(43) **Pub. Date: Jul. 11, 2024**

(54) **SEMICONDUCTOR DEVICE HAVING  
COMMON SOURCE LINE LAYER,  
ELECTRONIC SYSTEM INCLUDING THE  
SAME, AND RELATED METHOD OF  
MANUFACTURING SEMICONDUCTOR  
DEVICE**

**H10B 41/27** (2006.01)  
**H10B 41/35** (2006.01)  
**H10B 41/40** (2006.01)  
**H10B 43/10** (2006.01)  
**H10B 43/35** (2006.01)  
**H10B 43/40** (2006.01)  
**H10B 80/00** (2006.01)

(71) Applicant: **Samsung Electronics Co., Ltd.,**  
Suwon-si (KR)

(52) **U.S. Cl.**

CPC ..... **H10B 43/27** (2023.02); **H01L 23/5283**  
(2013.01); **H01L 25/0655** (2013.01); **H10B**  
**41/10** (2023.02); **H10B 41/27** (2023.02);  
**H10B 41/35** (2023.02); **H10B 41/40**  
(2023.02); **H10B 43/10** (2023.02); **H10B**  
**43/35** (2023.02); **H10B 43/40** (2023.02);  
**H10B 80/00** (2023.02)

(72) Inventors: **JIWON KIM**, Suwon-si (KR);  
**Ahreum Lee**, Suwon-si (KR);  
**JOONYOUNG KWON**, Suwon-si  
(KR); **Dohyung Kim**, Suwon-si (KR);  
**JUNHYOUNG KIM**, Suwon-si (KR);  
**SUKKANG SUNG**, Suwon-si (KR)

(21) Appl. No.: **18/219,697**

(22) Filed: **Jul. 9, 2023**

(30) **Foreign Application Priority Data**

Jan. 9, 2023 (KR) ..... 10-2023-0002900

**Publication Classification**

(51) **Int. Cl.**  
**H10B 43/27** (2006.01)  
**H01L 23/528** (2006.01)  
**H01L 25/065** (2006.01)  
**H10B 41/10** (2006.01)

(57)

**ABSTRACT**

A semiconductor device includes a cell region in which a channel structure is disposed and memory cells arranged in three dimensions are disposed, a cell contact region in which a cell contact plug is disposed, a common source line contact region in which a common source line contact plug is disposed, an input and output contact region in which an input and output contact plug is disposed, a word line cut region separating word lines of the cell region from word lines of a neighboring cell region, a common source line layer connecting the channel structure and the common source line contact plug, and an input and output pad connected to the input and output contact plug. The common source line layer and the input and output pad are disposed at the same vertical level.

