



US 20220393682A1

(19) **United States**(12) **Patent Application Publication**
McCALL et al.(10) **Pub. No.: US 2022/0393682 A1**(43) **Pub. Date: Dec. 8, 2022**(54) **UNIDIRECTIONAL COMMAND BUS PHASE
DRIFT COMPENSATION****G06F 13/42** (2006.01)**G11C 7/22** (2006.01)(71) Applicant: **Intel Corporation**, Santa Clara, CA
(US)(52) **U.S. Cl.**
CPC . **H03K 19/017509** (2013.01); **G06F 13/4009**
(2013.01); **G06F 13/4234** (2013.01); **G11C**
7/22 (2013.01)(72) Inventors: **James A. McCALL**, Portland, OR
(US); **Kuljit S. BAINS**, Olympia, WA
(US); **Christopher P. MOZAK**,
Portland, OR (US)(57) **ABSTRACT**

A system has an unmatched communication architecture for a unidirectional command bus and compensates for drift on the command bus based on data provided on a bidirectional data bus. The memory device has an oscillator to measure drift or an amount of delay for the command bus over a time interval. The memory device can return a value over the data bus to the memory controller based on the delay measured with the oscillator. Based on receiving the value, the memory controller can adjust configuration settings for communication on the command bus.

(21) Appl. No.: **17/890,500**(22) Filed: **Aug. 18, 2022****Publication Classification**(51) **Int. Cl.**
H03K 19/0175 (2006.01)
G06F 13/40 (2006.01)