

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2023/0232630 A1

Jul. 20, 2023 (43) **Pub. Date:**

(54) SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SEMICONDUCTOR MEMORY DEVICE

- (71) Applicant: **SK hynix Inc.**, Icheon-si Gyeonggi-do (KR)
- Nam Jae LEE, Icheon-si Gyeonggi-do (72)Inventor:
- Assignee: SK hynix Inc., Icheon-si Gyeonggi-do (KR)
- (21) Appl. No.: 18/115,544
- (22) Filed: Feb. 28, 2023

Related U.S. Application Data

Continuation of application No. 17/147,237, filed on Jan. 12, 2021, now Pat. No. 11,626,419.

Foreign Application Priority Data (30)

Sep. 10, 2020 (KR) 10-2020-0116060

Publication Classification

(51)	Int. Cl.	
	H10B 43/27	(2006.01)
	H10B 41/10	(2006.01)
	H10B 41/27	(2006.01)
	H10B 41/40	(2006.01)
	H10B 43/10	(2006.01)
	H10B 43/40	(2006.01)

(52) U.S. Cl. CPC H10B 43/27 (2023.02); H10B 41/10 (2023.02); H10B 41/27 (2023.02); H10B 41/40 (2023.02); H10B 43/10 (2023.02); H10B 43/40 (2023.02)

(57)**ABSTRACT**

A semiconductor memory device, and a method of manufacturing the semiconductor memory device, includes a gate stack including interlayer insulating layers and word lines alternately stacked in a first direction, channel pillars passing through the gate stack and tapering toward the first direction, source select lines surrounding the channel pillars and extending to overlap the gate stack, and a source isolation insulating layer overlapping the gate stack between the source select lines and tapering toward a direction opposite to the first direction.

