

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2023/0231031 A1 HWU et al.

Jul. 20, 2023 (43) **Pub. Date:**

(54) INTEGRATED CIRCUIT DEVICE AND METHOD FOR FABRICATING THE SAME

(71) Applicants: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., Hsinchu (TW); NATIONAL TAIWAN UNIVERSITY, Taipei (TW)

(72) Inventors: Jenn-Gwo HWU, Taipei City (TW); Jian-Yu LIN, Taipei City (TW)

Assignees: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., Hsinchu (TW); NATIONAL TAIWAN UNIVERSITY, Taipei (TW)

(21) Appl. No.: 17/580,536

(22)Filed: Jan. 20, 2022

Publication Classification

(51) Int. Cl. H01L 29/66 (2006.01)H01L 27/088 (2006.01) H01L 29/88 (2006.01)(2006.01)H01L 29/06 H01L 29/78 (2006.01)H01L 29/94 (2006.01)

(52) U.S. Cl. CPC H01L 29/66151 (2013.01); H01L 27/0886 (2013.01); H01L 29/88 (2013.01); H01L 29/0649 (2013.01); H01L 29/66795 (2013.01); H01L 29/7851 (2013.01); H01L 29/94

(2013.01)

(57)**ABSTRACT**

An integrated circuit device includes a semiconductor structure, a tunneling layer, a top electrode, a passivation layer, and a conductive feature. The semiconductor structure has a base portion and a protruding portion over a top surface of the base portion. The tunneling layer is over a top surface of the protruding portion of the semiconductor structure. The top electrode is over the tunneling layer. The passivation layer is over a sidewall of the protruding portion of the semiconductor structure. The conductive feature is directly below the protruding portion of the semiconductor structure.

