



US 20220376678A1

(19) **United States**(12) **Patent Application Publication** (10) **Pub. No.: US 2022/0376678 A1**
JAMESON (43) **Pub. Date: Nov. 24, 2022**(54) **ULTRA-WIDEBAND ATTENUATOR WITH LOW PHASE VARIATION AND IMPROVED STABILITY WITH RESPECT TO TEMPERATURE VARIATIONS**(71) Applicant: **RAFAEL ADVANCED DEFENSE SYSTEMS LTD.**, Haifa (IL)(72) Inventor: **Samuel JAMESON**, Binyamina (IL)(21) Appl. No.: **17/769,898**(22) PCT Filed: **Nov. 29, 2020**(86) PCT No.: **PCT/IL2020/051231**

§ 371 (c)(1),

(2) Date: **Apr. 18, 2022**(30) **Foreign Application Priority Data**

Dec. 1, 2019 (IL) 271075

Publication Classification(51) **Int. Cl.**
H03H 11/24 (2006.01)(52) **U.S. Cl.**
CPC **H03H 11/245** (2013.01)(57) **ABSTRACT**

A method for improving the stability and reducing phase variations of an ultra-wideband attenuator, with respect to temperature variations, comprising the steps of providing an attenuator implemented in π -topology and consisting of a serial path between the input and the output of the attenuator, including a first serial resistor R_{s1} connected to the input, followed by a serial inductor L_s , followed by a second serial resistor R_{s2} connected to the output; a first transistor T_1 bridging between the input and the output, for controlling

the impedance of the serial path by a first control input provided to the first transistor T_1 ; a first parallel path between the input and ground, including a first parallel transistor T_{2a} followed by first parallel resistor R_{p1} ; a second parallel path between the output and ground, including a second parallel transistor T_{2b} followed by second parallel resistor R_{p2} ; a second control input commonly provided to first parallel transistor T_{2a} and to the second parallel transistor T_{2b} , for controlling the impedance of the first and second parallel paths; unifying the serial resistors to a common serial resistor R_s and splitting the serial inductor L_s to two serial inductors L_{s1} and L_{s2} , such that one serial inductor is connected between the input and a first contact of the common serial resistor R_s and the other serial inductor is connected between the output and the other contact of the common serial resistor R_s ; splitting the parallel resistor R_{p1} to two smaller resistors, connecting a first smaller resistor to the input, connecting a second smaller resistor to the first smaller resistor via the first parallel transistor T_{2a} and to ground via a third parallel transistor T_{3a} ; splitting the parallel resistor R_{p2} to two smaller resistors, connecting a third smaller resistor to the output, connecting a fourth smaller resistor to the third smaller resistor via the second parallel transistor T_{2b} and to ground via a fourth parallel transistor T_{3b} ; connecting a first feedback capacitor C_{fb1} between the common point connecting between the ungrounded port of the second parallel transistor T_{3a} and the first contact of the common serial resistor R_s and connecting a second feedback capacitor C_{fb2} between the common point connecting between the ungrounded port of the fourth parallel transistor T_{3b} and the second contact of the common serial resistor R_s ; upon controlling the first and second parallel transistors T_{2a} and T_{2b} by the second control input, simultaneously controlling also the third and the fourth parallel transistors T_{3a} and T_{3b} by the second control input; controlling the first and the second control inputs to obtain a desired attenuation between the input and output of the attenuator.

