

# (19) United States

## (12) Patent Application Publication (10) Pub. No.: US 2023/0230924 A1 Li et al.

Jul. 20, 2023 (43) **Pub. Date:** 

### (54) METHOD OF FABRICATING SUBSTRATES WITH THERMAL VIAS AND SINTER-BONDED THERMAL DISSIPATION **STRUCTURES**

(71) Applicant: **NXP USA, Inc.**, AUSTIN, TX (US)

(72) Inventors: Lu Li, Gilbert, AZ (US); Lakshminarayan Viswanathan, Chandler, AZ (US); Freek Egbert van Straten, Mook (NL)

(21) Appl. No.: 18/175,686

(22) Filed: Feb. 28, 2023

### Related U.S. Application Data

(62) Division of application No. 17/008,221, filed on Aug. 31, 2020, now Pat. No. 11,621,228.

#### **Publication Classification**

(51) Int. Cl.

H01L 23/538 (2006.01) H01L 21/02 (2006.01) H01L 21/477 (2006.01)(2006.01)H01L 23/367 (2006.01)H01L 23/532

(52) U.S. Cl.

CPC .... H01L 23/5384 (2013.01); H01L 21/02109 (2013.01); H01L 21/477 (2013.01); H01L 23/3675 (2013.01); H01L 23/53223 (2013.01); **H01L 23/53228** (2013.01)

#### (57)**ABSTRACT**

A substrate is described with a thermal dissipation structure sintered to thermal vias. In one example, a microelectronic module includes a recess between first and second substrate surfaces. One or more thermal vias extend between the first substrate surface and the interior recess surface, wherein each of the thermal vias has an interior end exposed at the interior recess surface. A sintered metal layer is in the recess and in physical contact with the interior end of the thermal vias and a thermal dissipation structure is in the recess over the sintered metal layer. The thermal dissipation structure is attached to the substrate within the recess by the sintered metal layer, and the thermal dissipation structure is thermally coupled to the thermal vias through the sintered metal layer.

