



US 20220407501A1

(19) **United States**(12) **Patent Application Publication** (10) **Pub. No.: US 2022/0407501 A1**
Tanaka et al. (43) **Pub. Date: Dec. 22, 2022**(54) **PHASE ADJUSTMENT CIRCUIT AND
ENDOSCOPE SYSTEM**(71) Applicant: **OLYMPUS CORPORATION**, Tokyo
(JP)(72) Inventors: **Takanori Tanaka**, Tokyo (JP); **Shuzo
Hiraide**, Tokyo (JP)(73) Assignees: **OLYMPUS CORPORATION**, Tokyo
(JP); **OLYMPUS CORPORATION**,
Hachioji-shi, Tokyo (JP)(21) Appl. No.: **17/893,832**(22) Filed: **Aug. 23, 2022****Related U.S. Application Data**(63) Continuation of application No. PCT/JP2020/
009306, filed on Mar. 5, 2020.**Publication Classification**(51) **Int. Cl.**
H03H 11/16 (2006.01)
H03L 7/081 (2006.01)
(52) **U.S. Cl.**
CPC **H03H 11/16** (2013.01); **H03L 7/0814**
(2013.01); **G11C 7/22** (2013.01)(57) **ABSTRACT**

In a phase adjustment circuit, a binary circuit is configured to output a binary signal on the basis of an edge of a video signal. A phase-delayed clock signal generation circuit is configured to generate a phase-delayed clock signal having a later phase than a phase of a clock signal by a first delay amount. A delay time control circuit is configured to cause a phase of the binary signal and the phase of the phase-delayed clock signal to match each other by adjusting the first delay amount. A sampling signal generation circuit is configured to generate a sampling signal having a later phase than the phase of the clock signal by a second delay amount. The second delay amount is in accordance with both a phase shift amount, which is based on the clock signal, and the first delay amount.

