

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0244836 A1 Yamaguchi et al.

(43) **Pub. Date:**

Jul. 18, 2024

(54) SEMICONDUCTOR DEVICE AND METHOD FOR FORMING THE WIRING STRUCTURES AVOIDING SHORT CIRCUIT THEREOF

(71) Applicant: MICRON TECHNOLOGY, INC.,

BOISE, ID (US)

(72) Inventors: Hidenori Yamaguchi, Higashihiroshima

(JP); Katsumi Koge, Higashihiroshima (JP); Junya Suzuki, Higashihiroshima

(JP); Hiroshi Ichikawa, Higashihiroshima (JP)

(73) Assignee: MICRON TECHNOLOGY, INC.,

BOISE, ID (US)

(21) Appl. No.: 18/622,235

(22) Filed: Mar. 29, 2024

Related U.S. Application Data

Division of application No. 17/355,006, filed on Jun. 22, 2021, now abandoned.

Publication Classification

(51) Int. Cl. H10B 12/00

(2006.01)

U.S. Cl. (52)

> CPC H10B 12/50 (2023.02); H10B 12/0335 (2023.02); H10B 12/053 (2023.02); H10B 12/09 (2023.02); H10B 12/315 (2023.02);

H10B 12/34 (2023.02)

(57)ABSTRACT

A semiconductor device includes: a substrate; a memory cell region over the substrate; a peripheral region over the substrate, the peripheral region being adjacent to the memory cell region; and a plurality of first and second word-lines extending across the memory cell region and the peripheral region; wherein the plurality of first word-lines and the plurality of second word-lines are arranged alternately with each other; and wherein the length of the first word-line in the peripheral region is longer than the length of the second word-line in the peripheral region.

