

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0224421 A1 TANABE et al.

Jul. 4, 2024 (43) **Pub. Date:**

(54) WIRING BOARD UNIT AND METHOD FOR DESIGNING THE SAME

(71) Applicant: TOPPAN HOLDINGS INC., Tokyo

Inventors: **Ryoma TANABE**, Tokyo (JP);

Masahito Tanabe, Tokyo (JP); Fusao

Takagi, Tokyo (JP)

Assignee: TOPPAN HOLDINGS INC., Tokyo (73)

Appl. No.: 18/610,636 (21)

(22) Filed: Mar. 20, 2024

Related U.S. Application Data

(63) Continuation of application No. PCT/JP2022/ 033438, filed on Sep. 6, 2022.

(30)Foreign Application Priority Data

Sep. 22, 2021	(JP)	2021-153737
Sep. 22, 2021	(JP)	2021-153745
Aug. 30, 2022	(JP)	2022-136522
Aug. 30, 2022	(JP)	2022-136524

Publication Classification

(51)	Int. Cl.	
` ′	H05K 1/05	(2006.01)
	H01L 23/14	(2006.01)
	H01L 23/32	(2006.01)
	H05K 3/46	(2006.01)

(52) U.S. Cl.

H05K 1/056 (2013.01); H01L 23/142 (2013.01); H01L 23/32 (2013.01); H05K *3/4626* (2013.01)

(57)**ABSTRACT**

A wiring board unit capable of reducing the stress inside the wiring board to reduce the risk of a crack being formed from a location where stress is concentrated. To achieve this, the present invention includes a first wiring board and a second wiring board bonded to the first wiring board. A semiconductor element being resin-sealed on a surface side of the second wiring board opposite to a surface for bonding with the first wiring board. A tensile strength of an insulating resin material used for the second wiring board and a width of a Cu pattern formed on the side opposite to the first wiring board give a value smaller than 0.5 when substituted in Formula 1 below.

$$1/(1 + \exp(-A))$$
 (1)

 $A = -15.45 - 0.1654 \times \text{Tensile strength} + 11.31 \times \log(Cu \text{ pattern width})$

