

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0213961 A1

Toroker et al.

Jun. 27, 2024 (43) Pub. Date:

(54) CLOCK ADJUSTMENT CIRCUIT WITH BIAS **SCHEME**

(71) Applicant: Intel Corporation, Santa Clara, CA (US)

Inventors: Zeev Toroker, Haifa (IL); Daljeet Kumar, New Delhi (IN); Yevgeny

Perelman, Haifa (IL)

Appl. No.: 18/086,822

(22)Filed: Dec. 22, 2022

Publication Classification

(51) **Int. Cl.** H03K 3/017 (2006.01)H03K 5/05 (2006.01) (52) U.S. Cl.

H03K 3/017 (2013.01); H03K 5/05 CPC (2013.01); H03K 2005/00026 (2013.01)

(57)ABSTRACT

Some embodiments include apparatuses comprising a first node; a second node; a first transistor and a second transistor, the first and second transistors including a common gate coupled to the node and a common terminal coupled to the second node; first additional transistors coupled in parallel with each other between a terminal of the first transistor and a first supply node, the first additional transistors including gates; and second additional transistors coupled in parallel with each other between a terminal of the second transistor and a second supply node, the second additional transistors including gates.

