



US 20220407525A1

(19) **United States**

(12) **Patent Application Publication**
MIKHAEL et al.

(10) **Pub. No.: US 2022/0407525 A1**

(43) **Pub. Date: Dec. 22, 2022**

(54) **PHASE LOCKED LOOP CIRCUITRY**

(71) Applicant: **Socionext Inc.**, Kanagawa (JP)

(72) Inventors: **David Hany Gaied MIKHAEL**,
Langen (DE); **Bernd Hans**
GERMANN, Langen (DE); **Ricardo**
DOLDAN LORENZO, Langen (DE)

(52) **U.S. Cl.**

CPC **H03L 7/099** (2013.01); **H03L 7/0891**
(2013.01); **H03L 2207/06** (2013.01)

(57) **ABSTRACT**

(21) Appl. No.: **17/837,516**

(22) Filed: **Jun. 10, 2022**

(30) **Foreign Application Priority Data**

Jun. 18, 2021 (EP) 21180429.9

Publication Classification

(51) **Int. Cl.**

H03L 7/099 (2006.01)
H03L 7/089 (2006.01)

Phase Locked Loop, PLL, circuitry comprising a phase detector configured to generate a first pulse signal comprising at least one first pulse, a property of each first pulse being indicative of a phase difference between a reference signal and a feedback signal; a pulse repeater circuit configured, based on the first pulse signal, to generate a second pulse signal comprising, for each first pulse, a second pulse generated by repeating the corresponding first pulse; and an oscillator configured to generate the feedback signal and control a frequency of the feedback signal based on the second pulse signal.

