

### (19) United States

## (12) Patent Application Publication (10) Pub. No.: US 2024/0213134 A1

# Jun. 27, 2024

### (43) **Pub. Date:**

#### **Publication Classification**

(71) Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD., Taichung

(TW)

(54) ELECTRONIC PACKAGE

(72) Inventors: Chih-Hsien CHIU, Taichung (TW);

Wen-Jung TSAI, Taichung (TW); Wei-Hao LI, Taichung (TW); Chih-Yi LIAO, Taichung (TW); Cheng-Wei HSU, Taichung (TW); Chih-Yuan TSAI, Taichung (TW); Ko-Wei CHANG, Taichung (TW); Guo-Yu

WU, Taichung (TW)

(73) Assignee: SILICONWARE PRECISION

INDUSTRIES CO., LTD., Taichung

(TW)

(21) Appl. No.: 18/309,768

(22)Filed: Apr. 28, 2023

(30)Foreign Application Priority Data

Dec. 23, 2022 (TW) ...... 111149798

(51)	Int. Cl.	
	H01L 23/498	(2006.01)
	H01L 23/31	(2006.01)
	H01L 25/10	(2006.01)
	H01L 25/16	(2006.01)

(52) U.S. Cl.

CPC .... H01L 23/49838 (2013.01); H01L 23/3128 (2013.01); H01L 23/315 (2013.01); H01L 23/49816 (2013.01); H01L 25/105 (2013.01); H01L 25/165 (2013.01); H01L 24/16 (2013.01); H01L 2225/107 (2013.01)

#### (57)**ABSTRACT**

An electronic package is provided, in which an electronic element is disposed on a carrier with a circuit layer, and an encapsulation layer encapsulating the electronic element has an opening exposing the circuit layer, where a metal structure can be contact-bonded on a wall surface of the opening, and a conductive element is formed on the metal structure and electrically connected to the circuit layer. Therefore, no gap is formed between the conductive element and the wall surface of the opening, such that the DC resistance of the conductive element can be reduced.

