



US 20220393688A1

(19) **United States**(12) **Patent Application Publication**
Kundu et al.(10) **Pub. No.: US 2022/0393688 A1**(43) **Pub. Date: Dec. 8, 2022**(54) **PHASE LOCKED LOOP ASSISTED FAST
START-UP APPARATUS AND METHOD**(52) **U.S. Cl.**
CPC **H03L 7/099** (2013.01)(71) Applicant: **Intel Corporation**, Santa Clara, CA
(US)(72) Inventors: **Somnath Kundu**, Hillsboro, OR (US);
Hao Luo, Milpitas, CA (US); **Brent
Carlton**, Portland, OR (US)(73) Assignee: **Intel Corporation**, Santa Clara, CA
(US)(21) Appl. No.: **17/338,497**(22) Filed: **Jun. 3, 2021****Publication Classification**(51) **Int. Cl.**
H03L 7/099 (2006.01)(57) **ABSTRACT**

An apparatus and method are provided to re-configure an existing low-jitter phase locked loop (PLL) circuit for fast start-up during system wake-up. During system start-up, a feed-back path of the PLL is disconnected to independently control the VCO frequency. This independently controlled VCO then injects energy into a resonator (e.g., a crystal oscillator) for its fast start-up. Once a resonance frequency of the resonator is detected and an oscillation builds up in the resonator, a VCO control voltage is stored. The PLL feed-back is then restored and the stored VCO control voltage is applied to perform phase-locking operation. Since the PLL control voltage is already set to the desired operating point, the PLL lock time is very small.

100

