

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2022/0360253 A1 XIAN et al.

Nov. 10, 2022 (43) **Pub. Date:**

(54) METHOD FOR FORMING A TIMING CIRCUIT ARRANGEMENTS FOR FLIP-FLOPS

(71) Applicants: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., Hsinchu (TW); TSMC NANJING COMPANY, LIMITED, Nanjing (CN)

(72) Inventors: **Huaixin XIAN**, Hsinchu (TW); Qingchao MENG, Hsinchu (TW); Yang ZHOU, Hsinchu (TW); Shang-Chih HSIEH, Hsinchu (TW)

(21) Appl. No.: 17/815,156

(22) Filed: Jul. 26, 2022

Related U.S. Application Data

(63) Continuation of application No. 17/244,123, filed on Apr. 29, 2021.

(30)Foreign Application Priority Data

Apr. 6, 2021 (CN) 202110367122.4

Publication Classification

(51) Int. Cl. H03K 3/037 (2006.01)H03K 3/288 (2006.01) H03K 3/356 (2006.01)(2006.01)H03K 3/3562 (2006.01)H03K 3/289

(52) U.S. Cl.

CPC H03K 3/0372 (2013.01); H03K 3/288 (2013.01); H03K 3/356104 (2013.01); H03K 3/356113 (2013.01); H03K 3/35625 (2013.01); H03K 3/289 (2013.01); H03K 3/356147 (2013.01); H03K 3/3562 (2013.01); H03K 3/356017 (2013.01)

(57)ABSTRACT

A method of forming a semiconductor device includes forming active regions, forming S/D regions, forming MD contact structures and forming gate lines resulting in corresponding transistors that define a first time delay circuit having a first input configured to receive a first clock signal and having a first output configured to generate a second clock signal from the first clock signal; and corresponding transistors that define a second time delay circuit having a second input configured to receive the second clock signal and having a second output configured to generate a third clock signal from the first clock signal; forming a first gate via-connector in direct contact with the first gate line atop the first-type active region in the first area; and forming a second gate via-connector in direct contact with the second gate line atop the second-type active region in the second area.

