

# (19) United States

# (12) Patent Application Publication (10) Pub. No.: US 2024/0237208 A1 PERRIN et al.

Jul. 11, 2024 (43) Pub. Date:

### (54) THERMALLY IMPROVED PCB FOR SEMICONDUCTOR POWER DIE CONNECTED BY VIA TECHNIQUE AND ASSEMBLY USING SUCH PCB

## (71) Applicant: MITSUBISHI ELECTRIC CORPORATION, TOKYO (JP)

### (72) Inventors: **REMI PERRIN**, RENNES Cedex 7 (FR); JULIO BRANDELERO, RENNES Cedex 7 (FR)

## (73) Assignee: MITSUBISHI ELECTRIC CORPORATION, TOKYO (JP)

(21) Appl. No.: 18/562,190

(22) PCT Filed: Oct. 14, 2021

(86) PCT No.: PCT/JP2021/038848

§ 371 (c)(1),

(2) Date: Nov. 17, 2023

#### (30)Foreign Application Priority Data

May 25, 2021 (EP) ...... 21305679.9

#### **Publication Classification**

(51) Int. Cl. H05K 1/11 (2006.01)H05K 3/00 (2006.01)

U.S. Cl.

CPC ...... H05K 1/113 (2013.01); H05K 1/115 (2013.01); H05K 3/0047 (2013.01); H05K 2201/0215 (2013.01); H05K 2201/09409 (2013.01); H05K 2201/09609 (2013.01); H05K 2201/10689 (2013.01); H05K 2203/0228 (2013.01); H05K 2203/06 (2013.01); H05K 2203/107 (2013.01)

#### ABSTRACT (57)

Power module comprising a power semiconductor die and at least one substrate comprising an insulating layer in contact with a metallized connection surface of said die and at least one conductive path on a conductive layer on a face of the insulating layer opposite to the metallized connection surface of the die and wherein said insulating layer comprises vias filled with conductive material to provide connecting pads between said metallized connection surface of said die and said conductive path, and wherein said vias are arranged with a decreasing density from at least one hot spot position of said metallized connection surface when the die is in operation to a peripheral area of said metallized connection surface.

