



US 20240244909A1

(19) **United States**

(12) **Patent Application Publication**
PARK et al.

(10) **Pub. No.: US 2024/0244909 A1**

(43) **Pub. Date: Jul. 18, 2024**

(54) **DISPLAY PANEL AND ELECTRONIC
DEVICE INCLUDING THE SAME**

(71) Applicant: **Samsung Display Co., Ltd**, Yongin-si
(KR)

(72) Inventors: **Hyunae PARK**, Hwaseong-si (KR);
Jaewon KIM, Cheongju-si (KR);
Seungwoo SUNG, Cheonan-si (KR);
Jun-yong AN, Asan-si (KR); **Nuree
UM**, Hwaseong-si (KR); **Ji-eun LEE**,
Seoul (KR); **Yun-kyeong IN**,
Hwaseong-si (KR); **Donghyeon JANG**,
Suwon-si (KR); **Seunghan JO**, Seoul
(KR); **Junyoung JO**, Suwon-si (KR)

(21) Appl. No.: **18/426,231**

(22) Filed: **Jan. 29, 2024**

Related U.S. Application Data

(63) Continuation of application No. 17/991,692, filed on
Nov. 21, 2022, now Pat. No. 11,895,889, which is a
continuation of application No. 17/465,420, filed on
Sep. 2, 2021, now Pat. No. 11,515,385, which is a
continuation of application No. 16/687,917, filed on
Nov. 19, 2019, now Pat. No. 11,114,523.

(30) **Foreign Application Priority Data**

Nov. 30, 2018 (KR) 10-2018-0152675

Publication Classification

(51) **Int. Cl.**
H10K 59/131 (2006.01)
G09G 3/3225 (2006.01)

G09G 3/3266 (2006.01)
H01L 27/12 (2006.01)
H10K 50/84 (2006.01)
H10K 50/86 (2006.01)
H10K 59/121 (2006.01)
H10K 59/123 (2006.01)
H10K 59/40 (2006.01)
H10K 59/65 (2006.01)
H10K 59/88 (2006.01)

(52) **U.S. Cl.**
CPC **H10K 59/1315** (2023.02); **G09G 3/3225**
(2013.01); **G09G 3/3266** (2013.01); **H10K**
50/841 (2023.02); **H10K 50/86** (2023.02);
H10K 59/1213 (2023.02); **H10K 59/1216**
(2023.02); **H10K 59/123** (2023.02); **H10K**
59/40 (2023.02); **H10K 59/65** (2023.02);
H10K 59/88 (2023.02); **G09G 2300/0426**
(2013.01); **G09G 2300/08** (2013.01); **H01L**
27/124 (2013.01); **H01L 27/1255** (2013.01)

(57) **ABSTRACT**

A display panel including a first panel region (FPR) includ-
ing (n-1)-th and n-th pixel rows ((n-1)PR and nPR), and a
second panel region (SPR) dividing the nPR to propagate an
optical signal. The display panel includes a circuit element
layer (CEL) and a display element layer (DEL). The CEL
includes a signal line (SL), a pixel driving circuit (PDC), and
first to third regions. The SL and the PDC are in the first
region. The second region (SR) corresponds to the SPR. The
SL and the PDC are not in the SR. The third region (TR)
corresponds to the SPR and is along a periphery of the SR.
The SL is in the TR, and includes an (n-1)-th scan line
((n-1)SL) connected to the (n-1)PR, an n-th reset line (nRL)
connected to the nPR, and a first row connection line in the
TR and connecting the (n-1)SL and the nRL.

