



US 20230231573A1

(19) **United States**(12) **Patent Application Publication**  
**SFORZIN et al.**(10) **Pub. No.: US 2023/0231573 A1**(43) **Pub. Date: Jul. 20, 2023**(54) **ITERATIVE ERROR CORRECTION IN  
MEMORY SYSTEMS**(52) **U.S. CL.**CPC ..... *H03M 13/098* (2013.01); *H03M 13/1174*  
(2013.01); *H03M 13/1171* (2013.01); *H03K*  
*19/1737* (2013.01)(71) Applicant: **Micron Technology, Inc.**, Boise, ID  
(US)(72) Inventors: **Marco SFORZIN**, Boise, ID (US); **DI  
HSIEN NGU**, Boise, ID (US)

(57)

**ABSTRACT**(73) Assignee: **Micron Technology, Inc.**, Boise, ID  
(US)(21) Appl. No.: **17/843,171**(22) Filed: **Jun. 17, 2022****Related U.S. Application Data**(60) Provisional application No. 63/301,028, filed on Jan.  
19, 2022.**Publication Classification**(51) **Int. CL.***H03M 13/09* (2006.01)*H03M 13/11* (2006.01)*H03K 19/173* (2006.01)

A system and method for detecting and correcting memory errors in CXL components is presented. The method includes receiving, into a decoder, a memory transfer block (MTB), wherein the MTB comprises data and parity information, wherein the MTB is arranged in a first dimension and a second dimension. An error checking and a correction function on the MTB is performed using a binary hamming code logic within the decoder in the first dimension. An error checking and a correction function on the MTB is performed using a non-binary hamming code logic within the decoder in the second dimension. Further, the binary hamming code logic and the non-binary hamming code logic perform the error checking on the MTB simultaneously.

