



US 20220399895A1

(19) **United States**

(12) **Patent Application Publication**
Das et al.

(10) **Pub. No.: US 2022/0399895 A1**

(43) **Pub. Date: Dec. 15, 2022**

(54) **DIGITAL SAMPLING TECHNIQUES**

H03L 7/199 (2006.01)

H03L 7/091 (2006.01)

(71) Applicant: **Arm Limited**, Cambridge (GB)

(52) **U.S. Cl.**

(72) Inventors: **Shidhartha Das**, Upper Cambourne (GB); **Yunpeng Cai**, Nice (FR); **Supreet Jeloka**, Austin, TX (US)

CPC **H03L 7/099** (2013.01); **H03L 7/187** (2013.01); **H03L 7/0818** (2013.01); **H03L 7/199** (2013.01); **H03L 7/091** (2013.01)

(21) Appl. No.: **17/344,390**

(22) Filed: **Jun. 10, 2021**

Publication Classification

(51) **Int. Cl.**

H03L 7/099 (2006.01)

H03L 7/187 (2006.01)

H03L 7/081 (2006.01)

(57)

ABSTRACT

Various implementations described herein are directed to a device with a voltage-controlled oscillator that receives an enable signal, receives a reset signal, and provides internal pulse signals including one or more coarse internal pulse signals and multiple fine internal pulse signals. The device may have a coarse sampler that receives the one or more coarse internal pulse signal and provides a coarse sampled output signal. The device may have a fine sampler that receives the multiple fine internal pulse signals and provides a fine sampled output signal.

100

Digital Sampling Architecture 104

