

# (19) United States

# (12) Patent Application Publication (10) Pub. No.: US 2023/0232532 A1 Sato et al.

# Jul. 20, 2023

## (43) **Pub. Date:**

### (54) COMPONENT-EMBEDDED SUBSTRATE

(71) Applicant: Fujikura Ltd., Tokyo (JP)

Inventors: Masakazu Sato, Tokyo (JP); Nobuki (72)

Ueta, Tokyo (JP); Yoshio Nakao, Tokyo (JP); Masatoshi Inaba, Tokyo (JP)

Assignee: Fujikura Ltd., Tokyo (JP)

Appl. No.: 18/186,907 (21)

(22)Filed: Mar. 20, 2023

#### Related U.S. Application Data

Continuation of application No. 17/251,042, filed as application No. PCT/JP2019/023305 on Jun. 12, 2019, now Pat. No. 11,638,351.

#### (30)Foreign Application Priority Data

Jun. 14, 2018	(JP)	 2018-113498
Mar. 5, 2019	(JP)	2019-039846

#### **Publication Classification**

(51) Int. Cl. H05K 1/11 (2006.01)H05K 1/18 (2006.01)

(2006.01)H05K 3/40 H05K 3/00 (2006.01)

(52) U.S. Cl.

CPC ...... H05K 1/116 (2013.01); H05K 1/185 (2013.01); H05K 3/0026 (2013.01); H05K 3/4053 (2013.01); H05K 2201/09563 (2013.01); H05K 2201/09854 (2013.01)

#### (57)**ABSTRACT**

A component-embedded substrate includes: a plurality of insulating layers each including a wiring pattern formed on one surface; an embedded component including a connection terminal; and a plurality of vias that electrically connect the connection terminal to the wiring patterns adjacent to each other in a lamination direction. The plurality of insulating layers is laminated on the connection terminal. Each of the plurality of vias is composed of a via hole formed in the respective insulating layer of the plurality of the insulating layers and a conductive material provided in the via hole. One of the plurality of vias is a connection via directly connected to the connection terminal. Another of the plurality of vias is a first adjacent via adjacent to the connection via in the lamination direction. The first adjacent via is connected to the wiring pattern formed on a surface of a top insulating layer.

