

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0213145 A1 MIYAMOTO et al.

Jun. 27, 2024 (43) Pub. Date:

(54) THREE-DIMENSIONAL MEMORY DEVICE CONTAINING INTEGRATED CONTACT-AND-SUPPORT ASSEMBLIES AND METHODS OF MAKING THE SAME

(71) Applicant: SANDISK TECHNOLOGIES LLC,

ADDISON, TX (US)

Inventors: Masato MIYAMOTO, Yokkaichi (JP); Hiroyuki OGAWA, Yokkaichi (JP);

Tomohiro KUBO, Yokkaichi (JP)

Appl. No.: 18/351,828

(22) Filed: Jul. 13, 2023

Related U.S. Application Data

(60) Provisional application No. 63/476,448, filed on Dec. 21, 2022.

Publication Classification

(51)	Int. Cl.	
	H01L 23/522	(2006.01)
	G11C 16/04	(2006.01)
	H01L 23/528	(2006.01)
	H10B 41/10	(2006.01)
	H10B 41/27	(2006.01)
	H10B 41/35	(2006.01)

H10B 43/10 (2006.01)H10B 43/27 (2006.01)H10B 43/35 (2006.01)

(52) U.S. Cl.

CPC H01L 23/5226 (2013.01); G11C 16/0483 (2013.01); H01L 23/5283 (2013.01); H10B 41/10 (2023.02); H10B 41/27 (2023.02); H10B 41/35 (2023.02); H10B 43/10 (2023.02); H10B 43/27 (2023.02); H10B 43/35 (2023.02)

ABSTRACT (57)

A semiconductor structure includes an alternating stack of insulating layers and electrically conductive layers, memory openings vertically extending through the alternating stack, memory opening fill structures including a vertical channel and memory elements located in the memory openings, a contact via cavity vertically extending through the alternating stack, and an integrated contact-and-support assembly located in the contact via cavity. The integrated contact-andsupport assembly includes a dielectric support pillar and a conductive layer contact via structure electrically contacting a top surface of a first electrically conductive layer of the electrically conductive layers that surrounds the contact via cavity. A dielectric spacer is located in the contact via cavity, covering a sidewall of the first electrically conductive layer in the contact via cavity, and extending above the top surface of the first electrically conductive layer.

