

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2022/0407529 A1 MAIMON et al.

(43) **Pub. Date:**

Dec. 22, 2022

(54) EFFICIENCY ENHANCED CIRCUIT DIGITAL-TO-ANALOG CONVERTER (CDAC) BY OPTIMIZED Q OF THE OFF-LOAD CAP

(71) Applicant: Intel Corporation, Santa Clara, CA

(72) Inventors: Tzvi MAIMON, Haifa (IL); Ofir DEGANI, Haifa (IL); Assaf BEN-BASSAT, Haifa (IL); Anna

NAZIMOV, Haifa (IL)

17/763,224 Appl. No.:

PCT Filed: Dec. 26, 2019

PCT/US2019/068552 (86) PCT No.:

§ 371 (c)(1),

(2) Date: Mar. 24, 2022

Publication Classification

(51) Int. Cl. H03M 1/00 (2006.01)H04B 1/04 (2006.01)

(52)U.S. Cl. CPC H03M 1/002 (2013.01); H04B 1/04 (2013.01)

(57)ABSTRACT

A communication device includes a power amplifier that generates power signals according to one or more operating bands of communication data, with the amplitude being driven and generated in output stages of the power amplifier. A number of capacitive digital analog converter (CDAC) cells of a power amplifier can be sized to provide defined power signals along a signal path. In response to an optimization component that is coupled to a CDAC cell of the plurality of CDAC cells operating in a high efficiency enable mode and the CDAC cell being powered off in an off mode, the optimization component can increase a power efficiency of the power amplifier by reducing an impedance of an output capacitor of the CDAC cell.

