

# (19) United States

# (12) Patent Application Publication (10) Pub. No.: US 2024/0251565 A1 LESSO et al.

Jul. 25, 2024 (43) **Pub. Date:** 

## (54) MULTI-LEVEL MEMRISTOR ELEMENTS

(71) Applicant: Cirrus Logic International Semiconductor Ltd., Edinburgh (GB)

Inventors: John P. LESSO, Edinburgh (GB); James T. DEAS, Edinburgh (GB)

Assignee: Cirrus Logic International Semiconductor Ltd., Edinburgh (GB)

Appl. No.: 18/600,957

(22) Filed: Mar. 11, 2024

## Related U.S. Application Data

- (63) Continuation-in-part of application No. 18/323,838, filed on May 25, 2023, which is a continuation of application No. 17/308,695, filed on May 5, 2021, now Pat. No. 11,696,452, which is a continuation of application No. 16/781,157, filed on Feb. 4, 2020, now Pat. No. 11,018,186.
- (60) Provisional application No. 62/801,895, filed on Feb. 6, 2019.

### (30)Foreign Application Priority Data

May 30, 2019 (GB) ...... 1907685.0

### **Publication Classification**

(51) Int. Cl. H10B 61/00 (2006.01)G06N 3/02 (2006.01)(2006.01)G11C 11/16 H10N 50/10 (2006.01)

U.S. Cl. CPC ...... H10B 61/10 (2023.02); G06N 3/02 (2013.01); G11C 11/165 (2013.01); H10N 50/10 (2023.02)

#### (57)ABSTRACT

There is described a two-terminal multi-level memristor element synthesised from binary memristors, which is configured to implement a variable resistance based on unary or binary code words. There is further described a circuit such as a synapse circuit implemented using a multi-level memristor element.

