



US 20240213092A1

(19) **United States**(12) **Patent Application Publication**  
**van der Straten et al.**(10) **Pub. No.: US 2024/0213092 A1**(43) **Pub. Date: Jun. 27, 2024**(54) **OCTAGONAL INTERCONNECT WIRING  
FOR ADVANCED LOGIC**(71) Applicant: **International Business Machines  
Corporation**, Armonk, NY (US)(72) Inventors: **Oscar van der Straten**, Guilderland  
Center, NY (US); **Scott A. DeVries**,  
Albany, NY (US); **Koichi Motoyama**,  
Clifton Park, NY (US); **Chih-Chao  
Yang**, Glenmont, NY (US)(21) Appl. No.: **18/145,157**(22) Filed: **Dec. 22, 2022****Publication Classification**(51) **Int. Cl.**  
**H01L 21/768** (2006.01)  
**H01L 21/311** (2006.01)  
**H01L 23/528** (2006.01)  
**H01L 23/532** (2006.01)(52) **U.S. Cl.**CPC .. **H01L 21/76879** (2013.01); **H01L 21/31144**  
(2013.01); **H01L 21/76831** (2013.01); **H01L**  
**21/76843** (2013.01); **H01L 23/5283** (2013.01);  
**H01L 23/53266** (2013.01)

(57)

**ABSTRACT**

A chip is manufactured using a method for forming a back-end-of-line (BEOL) layer on an IC chip surface comprises providing a first layer on top of a substrate layer of the IC chip, the first layer comprising a bottom portion of a metallic fill region having a first width as seen in a vertical cross-section of the IC chip. The method further provides a second layer on top of the first layer. The second layer comprises a middle portion of the metallic fill region having a second width that is wider than the bottom portion of the metallic fill region. The method provides a third layer on top of the second layer. The third layer comprises a top portion of the metallic fill region having a third width as seen in the vertical cross-section of the IC chip that is narrower than the middle portion of the metallic fill region.

