



US 20240237365A1

(19) **United States**

(12) **Patent Application Publication**
Fantini et al.

(10) **Pub. No.: US 2024/0237365 A1**

(43) **Pub. Date: Jul. 11, 2024**

(54) **METHOD FOR MANUFACTURING A
MEMORY DEVICE AND MEMORY DEVICE
MANUFACTURED THROUGH THE SAME
METHOD**

(52) **U.S. Cl.**
CPC **H10B 99/00** (2023.02); **H01L 21/76802**
(2013.01); **H01L 21/76877** (2013.01)

(71) Applicant: **Micron Technology, Inc.**, Boise, ID
(US)

(57) **ABSTRACT**

(72) Inventors: **Paolo Fantini**, Vimercate (IT); **Lorenzo
Fratin**, Buccinasco (IT); **Paolo
Tessariol**, Arcore (IT)

(21) Appl. No.: **18/615,718**

(22) Filed: **Mar. 25, 2024**

Related U.S. Application Data

(62) Division of application No. 17/252,357, filed on Dec.
15, 2020, now Pat. No. 11,943,938, filed as applica-
tion No. PCT/IB2020/000102 on Mar. 18, 2020.

Publication Classification

(51) **Int. Cl.**
H10B 99/00 (2006.01)
H01L 21/768 (2006.01)

A method for manufacturing a 3D vertical array of memory cells is disclosed. The method comprises: forming on a substrate a stack of dielectric material layers comprising first and second dielectric material layers alternated to each other; forming holes through the stack of dielectric material layers, said holes exposing the substrate; selectively removing the second material layers through said holes to form cavities between adjacent first dielectric material layers; filling said cavities with a conductive material through said holes to form corresponding conductive material layers; forming first memory cell access lines from said conductive material layers; carrying out a conformal deposition of a chalcogenide material through said holes; forming memory cell storage elements from said deposited chalcogenide material; filling said holes with conductive material to form corresponding second memory cell access lines.

