

(19) **United States**

(12) **Patent Application Publication**
GIZDARSKI et al.

(10) **Pub. No.: US 2022/0385280 A1**

(43) **Pub. Date: Dec. 1, 2022**

(54) **TESTABLE TIME-TO-DIGITAL CONVERTER**

Publication Classification

(71) Applicant: **Synopsys, Inc.**, Mountain View, CA
 (US)

(51) **Int. Cl.**
H03K 5/131 (2006.01)
G04F 10/00 (2006.01)

(72) Inventors: **Emil GIZDARSKI**, Cupertino, CA
 (US); **Anubhav SINHA**, Hyderabad
 (IN)

(52) **U.S. Cl.**
 CPC **H03K 5/131** (2013.01); **G04F 10/005**
 (2013.01); **H03K 2005/00058** (2013.01)

(21) Appl. No.: **17/752,774**

(22) Filed: **May 24, 2022**

(30) **Foreign Application Priority Data**

May 25, 2021 (IN) 202141023266

(57) **ABSTRACT**

A delay selector includes a first multiplexer, a first inverter, a second multiplexer, and a second inverter. The first multiplexer has a first input coupled to an input of the delay selector. The first inverter is coupled between the input of the delay selector and a second input of the first multiplexer. The second multiplexer has a first input coupled to an output of the first multiplexer. The second inverter is coupled between the output of the first multiplexer and a second input of the second multiplexer.

