



US 20240213104A1

(19) **United States**

(12) **Patent Application Publication**
KIM

(10) **Pub. No.: US 2024/0213104 A1**

(43) **Pub. Date: Jun. 27, 2024**

(54) **SEMICONDUCTOR PACKAGE INCLUDING
TEST PATTERN AND METHOD OF
FABRICATING THE SAME**

Publication Classification

(51) **Int. Cl.**

H01L 21/66 (2006.01)

G01R 31/28 (2006.01)

H03K 3/03 (2006.01)

(52) **U.S. Cl.**

CPC **H01L 22/34** (2013.01); **G01R 31/2831**
(2013.01); **G01R 31/2884** (2013.01); **H03K**
3/0315 (2013.01)

(71) Applicant: **SAMSUNG ELECTRONICS CO.,
LTD.**, Suwon-si (KR)

(72) Inventor: **Youngbae KIM**, Suwon-si (KR)

(73) Assignee: **SAMSUNG ELECTRONICS CO.,
LTD.**, Suwon-si (KR)

(21) Appl. No.: **18/223,790**

(22) Filed: **Jul. 19, 2023**

(30) **Foreign Application Priority Data**

Dec. 23, 2022 (KR) 10-2022-0182865

(57)

ABSTRACT

Provided is a semiconductor package, including a first semiconductor chip, and a second semiconductor chip on the first semiconductor chip, wherein the first semiconductor chip includes a test pattern, and wherein a frequency based on stress being exerted on the first semiconductor chip is measured based on the test pattern.

