



US 20230231562A1

(19) **United States**

(12) **Patent Application Publication**  
**GU**

(10) **Pub. No.: US 2023/0231562 A1**

(43) **Pub. Date: Jul. 20, 2023**

(54) **DELAY-LOCKED LOOP, CONTROL METHOD FOR DELAY-LOCKED LOOP, AND ELECTRONIC DEVICE**

**Publication Classification**

(51) **Int. Cl.**  
**H03L 7/081** (2006.01)  
**H03L 7/085** (2006.01)  
(52) **U.S. Cl.**  
**CPC** ..... **H03L 7/0812** (2013.01); **H03L 7/085** (2013.01)

(71) Applicant: **CHANGXIN MEMORY TECHNOLOGIES, INC.**, Hefei City (CN)

(72) Inventor: **Yinchuan GU**, Hefei City (CN)

(21) Appl. No.: **17/805,091**

(22) Filed: **Jun. 2, 2022**

**Related U.S. Application Data**

(63) Continuation of application No. PCT/CN2022/085078, filed on Apr. 2, 2022.

**Foreign Application Priority Data**

Jan. 14, 2022 (CN) ..... 202210043659.X

(57) **ABSTRACT**

The present disclosure relates to the technical field of integrated circuits, and specifically to a delay-locked loop, a control method for a delay-locked loop, and an electronic device. The delay-locked loop includes: a secondary path configured to perform frequency division on an input clock signal to generate a frequency-divided clock signal, adjust the frequency-divided clock signal having a first frequency to obtain an output clock signal in a locking process of the delay-locked loop, and adjust the frequency-divided clock signal to make the frequency-divided clock signal have a second frequency when the delay-locked loop is locked in a standby state, wherein the second frequency is lower than the first frequency; and a primary path configured to output, when obtaining a target instruction, an output clock replica signal having a same phase as the output clock signal.

