



US 20220360265A1

(19) **United States**(12) **Patent Application Publication**
KALTE et al.(10) **Pub. No.: US 2022/0360265 A1**(43) **Pub. Date: Nov. 10, 2022**(54) **METHOD FOR PROGRAMMING AN FPGA**(71) Applicant: **dSPACE GmbH**, Paderborn (DE)(72) Inventors: **Heiko KALTE**, Paderborn (DE);
Dominik LUBELEY, Paderborn (DE)(73) Assignee: **dSPACE GmbH**, Paderborn (DE)(21) Appl. No.: **17/739,575**(22) Filed: **May 9, 2022**(30) **Foreign Application Priority Data**May 10, 2021 (DE) 10 2021 112 072.1
Jul. 8, 2021 (DE) 10 2021 117 665.4**Publication Classification**(51) **Int. Cl.****H03K 19/17792** (2006.01)**H03K 19/17736** (2006.01)**H03K 19/1776** (2006.01)(52) **U.S. Cl.**CPC ... **H03K 19/17792** (2013.01); **H03K 19/1774**
(2013.01); **H03K 19/17744** (2013.01); **H03K**
19/1776 (2013.01)

(57)

ABSTRACT

A method for programming an FPGA, wherein a library, which includes elementary operations and a particular latency table for each of the elementary operations of the library is provided. Each latency table indicates the latency of the particular operation for a plurality of clock rates of the FPGA and for a plurality of input bit widths of the particular operation during the execution on the FPGA, depending on the input bit width of the particular operation and the clock rate of the FPGA. A data path indicating a consecutive execution of at least two elementary operations of the library on the FPGA is defined. The latencies given for the particular input bit width of the particular elementary operations of the data path for a plurality of different clock rates in the latency tables are detected and added, then one of the clock rates is selected.

