

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0223167 A1

Agarwal et al.

Jul. 4, 2024 (43) **Pub. Date:**

(54) PROCESS-VOLTAGE-TEMPERATURE TOLERANT REPLICA FEEDBACK PULSE GENERATOR CIRCUIT FOR PULSED LATCH

(52) U.S. Cl. CPC H03K 4/94 (2013.01); H03K 3/037 (2013.01); H03K 19/20 (2013.01)

(71) Applicant: Intel Corporation, Santa Clara, CA

(57)ABSTRACT

(72) Inventors: Amit Agarwal, Hillsboro, OR (US); Steven K. Hsu, Lake Oswego, OR (US); Ram K. Krishnamurthy,

(US); Mark A. Anders, Hillsboro, OR Portland, OR (US)

- (21) Appl. No.: 18/091,970
- (22) Filed: Dec. 30, 2022

Publication Classification

(51) Int. Cl. H03K 4/94 (2006.01)H03K 3/037 (2006.01) Embodiments herein relate to a pulse generator which provides first and second clock pulses to one or more pulsed latches, where the pulse generator replicates a delay of the pulsed latches in providing the first and second clock pulses. The pulse generator can include a replica of latch components in the pulsed latches such as a tri-state inverter, a transmission gate and inverters, where an output of the tri-state inverter is coupled to the transmission gate and to an input of the inverter, and an output of the inverter is coupled to an input of the tri-state inverter. The tri-state inverter can be a modified tri-state inverter with an output forced to "1" when a clock signal is "0." In one approach, the latch components of the pulse generator are to write a logic 1 when a clock signal goes high.

