

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2023/0231037 A1 Fan et al.

Jul. 20, 2023 (43) **Pub. Date:**

(54) VOID ELIMINATION FOR GAP-FILLING IN HIGH-ASPECT RATIO TRENCHES

(71) Applicant: Taiwan Semiconductor Manufacturing Co., Ltd., Hsinchu (TW)

Inventors: Chih-Hsiang Fan, Hsinchu (TW); Tsung-Han Shen, Hsinchu (TW); Jia-Ming Lin, Tainan City (TW); Wei-Chin Lee, Taipei City (TW); Hsien-Ming Lee, Changhua (TW); Chi On Chui, Hsinchu

(73) Assignee: Taiwan Semiconductor Manufacturing Co., Ltd., Hsinchu (TW)

Appl. No.: 18/123,596

(22) Filed: Mar. 20, 2023

Related U.S. Application Data

- Continuation of application No. 17/140,897, filed on Jan. 4, 2021, now Pat. No. 11,610,982.
- Provisional application No. 63/078,443, filed on Sep. 15, 2020.

Publication Classification

(51) Int. Cl. H01L 29/66 (2006.01)(2006.01) H01L 21/02 H01L 29/78 (2006.01)H01L 21/8234 (2006.01)

(52) U.S. Cl. CPC H01L 29/6681 (2013.01); H01L 21/02274 (2013.01); H01L 21/823431 (2013.01); H01L 29/6656 (2013.01); H01L 29/7851 (2013.01); H01L 29/66545 (2013.01)

ABSTRACT (57)

A method of forming a semiconductor device includes: forming a dummy gate over a fin, where the fin protrudes above a substrate; surrounding the dummy gate with a dielectric material; and replacing the dummy gate with a replacement gate structure, where replacing the dummy gate includes: forming a gate trench in the dielectric material, where forming the gate trench includes removing the dummy gate; forming a metal-gate stack in the gate trench, where forming the metal-gate stack includes forming a gate dielectric layer, a first work function layer, and a gap-filling material sequentially in the gate trench; and enlarging a volume of the gap-filling material in the gate trench.

