



US 20240215239A1

(19) **United States**(12) **Patent Application Publication**
WU et al.(10) **Pub. No.: US 2024/0215239 A1**(43) **Pub. Date: Jun. 27, 2024**(54) **GATE LINE STRUCTURE TO REDUCE
WAFER BOW**(71) Applicant: **Yangtze Memory Technologies Co.,
Ltd., Wuhan (CN)**(72) Inventors: **Shuangshuang WU, Wuhan (CN); Kun
ZHANG, Wuhan (CN); Wenxi ZHOU,
Wuhan (CN); ZhiLiang XIA, Wuhan
(CN); ZongLiang HUO, Wuhan (CN)**(73) Assignee: **Yangtze Memory Technologies Co.,
Ltd., Wuhan (CN)**(21) Appl. No.: **18/091,720**(22) Filed: **Dec. 30, 2022**(30) **Foreign Application Priority Data**


Dec. 26, 2022 (CN) 202211677044.9

Publication Classification(51) **Int. Cl.**
H10B 43/27 (2006.01)
H10B 41/27 (2006.01)**H10B 41/41** (2006.01)**H10B 43/40** (2006.01)(52) **U.S. Cl.**CPC **H10B 43/27** (2023.02); **H10B 41/27**
(2023.02); **H10B 41/41** (2023.02); **H10B**
43/40 (2023.02)

(57)

ABSTRACT

A three-dimensional (3D) memory device includes a memory array device, a peripheral device, an etch stop layer, and a backside gate line slit. The memory array device includes a frontside and a backside, a plurality of memory strings, and a plurality of word lines in a staircase structure coupled to the plurality of memory strings. The peripheral device is above the frontside of the memory array device. The etch stop layer is between the memory array device and the peripheral device. The backside gate line slit extends through the backside of the memory array device to the etch stop layer. The backside gate line slit includes a conductive gate line layer and an insulating gate line layer. The 3D memory device can increase manufacturing efficiency, increase yield, reduce thermal stress, reduce fluorine contamination, increase an overlay window, and decrease overlay errors.

**FIG. 6A**