



US 20220407505A1

(19) **United States**

(12) **Patent Application Publication**
Kuzmenka et al.

(10) Pub. No.: US 2022/0407505 A1

(43) **Pub. Date:** **Dec. 22, 2022**

(54) **DELAY ADJUSTMENT CIRCUITS**

3/45179 (2013.01); *H03G 3/30* (2013.01);

G11C 11/221 (2013.01); H03K 2005/00208

(2013.01)

(71) Applicant: **Micron Technology, Inc.**, Boise, ID
(US)

(72) Inventors: **Maksim Kuzmenka**, Munich (DE);
Elena Cabrera Bernal, Munich (DE)

(57)

ABSTRACT

(21) Appl. No.: 17/351,421

(22) Filed: **Jun. 18, 2021**

Publication Classification

(51) **Int. Cl.**

H03K 5/13 (2006.01)

G11C 11/22 (2006.01)

G11C 11/4076 (2006.01)


H03F 3/45 (2006.01)

H03G 3/30 (2006.01)

(52) U.S. Cl.

CPC *H03K 5/13* (2013.01); *G11C 11/2293*
(2013.01); *G11C 11/4076* (2013.01); *H03F*

Methods, systems, and devices for delay adjustment circuits are described. Amplifiers (e.g., differential amplifiers) may act like variable capacitors (e.g., due to the Miller-effect) to control delays of signals between buffer (e.g., re-driver) stages. The gains of the amplifiers may be adjusted by adjusting the currents through the amplifiers, which may change the apparent capacitances seen by the signal line (due to the Miller-effect). The capacitance of each amplifier may be the intrinsic capacitance of input transistors that make up the amplifier, or may be a discrete capacitor. In some examples, two differential stages may be inserted on a four-phase clocking system (e.g., one on 0 and 180 phases, the other on 90 and 270 phases), and may be controlled differentially to control phase-to-phase delay.



300