US 20220368351A1

(19) **United States**

(12) **Patent Application Publication** (10) **Pub. No.: US 2022/0368351 A1**

JEONG et al. (43) **Pub. Date: Nov. 17, 2022**

(54) **MEMORY AND OPERATION METHOD OF MEMORY**

(71) Applicant: **SK hynix Inc.**, Gyeonggi-do (KR)

(72) Inventors: **Jin Ho JEONG**, Gyeonggi-do (KR); **Dae Suk KIM**, Gyeonggi-do (KR); **Munseon JANG**, Gyeonggi-do (KR)

(21) Appl. No.: **17/877,484**

(22) Filed: **Jul. 29, 2022**

Related U.S. Application Data

(63) Continuation-in-part of application No. 17/330,881, filed on May 26, 2021, now Pat. No. 11,442,810.

(60) Provisional application No. 63/042,193, filed on Jun. 22, 2020, provisional application No. 63/094,415, filed on Oct. 21, 2020.

Publication Classification

(51) **Int. Cl.**
H03M 13/11 (2006.01)
H03M 13/15 (2006.01)

(52) **U.S. Cl.**
CPC ... ***H03M 13/1177*** (2013.01); ***H03M 13/1575*** (2013.01); ***H03M 13/159*** (2013.01)

(57) **ABSTRACT**

A memory includes a first check matrix calculation circuit suitable for generating a first parity by calculating a group indicator portion of a check matrix and a write data; a memory core suitable for storing the write data and the first parity; a first syndrome calculation circuit suitable for generating a first syndrome by adding the first parity which is read from the memory core to a first calculation result obtained by calculating the group indicator portion and the data which is read from the memory core; and a failure determination circuit suitable for accumulating the first syndromes for a region of the memory core to generate a vector and determining a presence of a failure of the region based on the vector.