

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0179895 A1 HARADA et al.

May 30, 2024 (43) **Pub. Date:**

(54) SEMICONDUCTOR DEVICE INCLUDING MEMORY ELEMENTS

(71) Applicant: Unisantis Electronics Singapore Pte.

Ltd., Singapore (SG)

Inventors: Nozomu HARADA, Tokyo (JP); Masakazu KAKUMU, Tokyo (JP);

Koji SAKUI, Tokyo (JP)

(21) Appl. No.: 18/397,079

(22)Filed: Dec. 27, 2023

(30)Foreign Application Priority Data

Dec. 28, 2022 (WO) PCT/JP2022/048611

Publication Classification

(51) **Int. Cl.** H10B 12/00 (2006.01)H10B 41/30 (2006.01)H10B 41/40 (2006.01)H10B 41/43 (2006.01) H10B 43/30 (2006.01)H10B 43/40 (2006.01)

(52) U.S. Cl.

CPC H10B 12/50 (2023.02); H10B 12/09 (2023.02); H10B 41/30 (2023.02); H10B 41/40 (2023.02); H10B 41/43 (2023.02); H10B 43/30 (2023.02); H10B 43/40 (2023.02)

(57)ABSTRACT

In a semiconductor device including pillar-shaped Players standing erect on Player substrates, a random access memory cell includes a first gate insulating layer and a first gate conductor layer surrounding a lower P layer, a second gate insulating layer surrounding a first Player, a second gate conductor layer, and N+ layers at either end of the first Player, a metal oxide semiconductor transistor includes a third gate insulating layer surrounding a second P layer, a third gate conductor layer, and N⁺ layers at either end of the second Player, a read only memory cell includes a memory layer surrounding a third Player, a fourth gate conductor layer, and N+ layers at either end of the third Player, and bottom portion positions of the first to third Players are substantially aligned with a single horizontal line.

