



US 20240213239A1

(19) **United States**

(12) **Patent Application Publication**

**Fiorenza et al.**

(10) **Pub. No.: US 2024/0213239 A1**

(43) **Pub. Date: Jun. 27, 2024**

(54) **HIGH-ELECTRON-MOBILITY TRANSISTOR  
DEVICE WITH INTEGRATED P-N LAYER**

*H01L 29/40* (2006.01)

*H01L 29/45* (2006.01)

*H01L 29/66* (2006.01)

*H01L 29/778* (2006.01)

(71) Applicant: **Analog Devices, Inc.**, Wilmington, MA  
(US)

(72) Inventors: **James G. Fiorenza**, Carlisle, MA (US);  
**Daniel Piedra**, Somerville, MA (US)

(21) Appl. No.: **18/069,777**

(22) Filed: **Dec. 21, 2022**

**Publication Classification**

(51) **Int. Cl.**

*H01L 27/02* (2006.01)

*H01L 29/20* (2006.01)

(52) **U.S. Cl.**

CPC ..... *H01L 27/0255* (2013.01); *H01L 29/2003*

(2013.01); *H01L 29/402* (2013.01); *H01L*

*29/45* (2013.01); *H01L 29/66462* (2013.01);

*H01L 29/7786* (2013.01)

(57)

**ABSTRACT**

Techniques to integrate a p-n diode with a GaN HEMT, such as in a silicon carbide (SiC) substrate. The p-n diode provides avalanche robustness to the device and over voltage protection to the transistor.

