

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0213198 A1

Jun. 27, 2024 (43) **Pub. Date:**

(54) UNDER BUMP METALLIZATIONS, SOLDER COMPOSITIONS, AND STRUCTURES FOR DIE INTERCONNECTS ON INTEGRATED CIRCUIT PACKAGING

(71) Applicant: Intel Corporation, Santa Clara, CA

(72) Inventors: Liang He, Chandler, AZ (US); Yue Deng, Chandler, AZ (US); Gang Duan, Chandler, AZ (US); Jung Kyu Han, Chandler, AZ (US); Ali Lehaf, Chandler, AZ (US); Srinivas Pietambaram, Chandler, AZ (US)

(73) Assignee: Intel Corporation, Santa Clara, CA (US)

(21) Appl. No.: 18/087,517

(22) Filed: Dec. 22, 2022

Publication Classification

(51) Int. Cl. H01L 23/00 (2006.01)H01L 23/538 (2006.01)

(52) U.S. Cl. CPC H01L 24/13 (2013.01); H01L 23/5381 (2013.01); H01L 23/5386 (2013.01); H01L 24/16 (2013.01); H01L 24/17 (2013.01); H01L 24/81 (2013.01); H01L 24/32 (2013.01);

H01L 24/73 (2013.01); H01L 2224/13541 (2013.01); H01L 2224/1358 (2013.01); H01L 2224/13647 (2013.01); H01L 2224/13655 (2013.01); H01L 2224/13657 (2013.01); H01L 2224/1366 (2013.01); H01L 2224/13684 (2013.01); H01L 2224/16013 (2013.01); H01L 2224/16148 (2013.01); H01L 2224/16227 (2013.01); H01L 2224/16238 (2013.01); H01L 2224/16503 (2013.01); H01L 2224/1703 (2013.01); H01L 2224/32225 (2013.01); H01L 2224/73204 (2013.01); H01L 2224/81203 (2013.01); H01L 2224/8181 (2013.01); H01L 2224/81815 (2013.01); H01L 2924/3512 (2013.01); H01L 2924/381 (2013.01); H01L 2924/3841 (2013.01)

(57)ABSTRACT

An electronic package comprises a first die having at least one first interconnect with solder over or under a first metal feature. A second die has at least one second interconnect to the first die, each second interconnect comprising a second metal feature comprising copper, solder over or under the second metal feature, and a layer between the solder and the second metal feature, wherein the layer comprises iron and has a different material than material of the first intercon-

