

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0213272 A1 CHENG et al.

Jun. 27, 2024 (43) Pub. Date:

(54) ARRAY SUBSTRATE AND MANUFACTURING METHOD THEREOF, AND DISPLAY APPARATUS

(71) Applicants: Hefei BOE Display Technology Co., Ltd., Hefei, Anhui (CN); BOE Technology Group Co., Ltd., Beijing (CN)

(72) Inventors: Min CHENG, Beijing (CN); Ke DAI, Beijing (CN); Haipeng YANG, Beijing (CN); Maoxiu ZHOU, Beijing (CN); Jiaqing LIU, Beijing (CN); Xipeng WANG, Beijing (CN)

17/908,226 (21) Appl. No.:

PCT Filed: Oct. 15, 2021 (22)

(86) PCT No.: PCT/CN2021/124071

§ 371 (c)(1),

(2) Date: Aug. 30, 2022

Publication Classification

(51) Int. Cl. H01L 27/12 (2006.01)G02F 1/1362 (2006.01)G02F 1/1368 (2006.01)

(52) U.S. Cl. CPC H01L 27/1244 (2013.01); G02F 1/136209 (2013.01); G02F 1/136295 (2021.01); G02F 1/1368 (2013.01)

(57)ABSTRACT

The present disclosure provides an array substrate and a manufacturing method thereof, and a display apparatus. The array substrate includes a plurality of gate lines (20) and a plurality of data lines (50) disposed on a base substrate (11), the plurality of gate lines (20) extend along a first direction, the plurality of data lines (50) extend in a second direction, the plurality of gate lines (20) and the plurality of data lines (50) are intersected to define a plurality of sub-pixels, the sub-pixel includes a thin film transistor (10), a pixel electrode (80) and a common electrode (90), the common electrode (90) in one sub-pixel is connected with the common electrode (90) in the adjacent sub-pixel through a common connection portion (110).

