



US 20240179985A1

(19) **United States**

(12) **Patent Application Publication**
LI et al.

(10) **Pub. No.: US 2024/0179985 A1**

(43) **Pub. Date: May 30, 2024**

(54) **ARRAY SUBSTRATE AND DISPLAY DEVICE**

(52) **U.S. Cl.**

CPC **H10K 59/1315** (2023.02)

(71) Applicant: **BOE Technology Group Co., Ltd.**,
Beijing (CN)

(72) Inventors: **Mei LI**, Beijing (CN); **Libin LIU**,
Beijing (CN)

(73) Assignee: **BOE Technology Group Co., Ltd.**,
Beijing (CN)

(21) Appl. No.: **17/773,595**

(22) PCT Filed: **Apr. 1, 2021**

(86) PCT No.: **PCT/CN2021/085079**

§ 371 (c)(1),

(2) Date: **Apr. 29, 2022**

Publication Classification

(51) **Int. Cl.**

H10K 59/131 (2023.01)

(57)

ABSTRACT

The present disclosure is related to an array substrate and a display device. The array substrate has a display area and a peripheral area surrounding the display area. The array substrate includes a gate material layer and a source and drain material layer that are sequentially stacked on a base substrate. The array substrate further includes a driving signal line. The driving signal line includes a first sub-signal line and a second sub-signal line. The first sub-signal line is arranged in the gate material layer and extends from the peripheral area to the display area. The second sub-signal line is arranged in the source and drain material layer and located at least in the display area. The first sub-signal line and the second sub-signal line are electrically connected through a via hole.

