

US 20240237355A9

(19) United States

(12) Patent Application Publication ZHOU et al.

(10) Pub. No.: US 2024/0237355 A9

(48) **Pub. Date: Jul. 11, 2024 CORRECTED PUBLICATION**

(54) THREE-DIMENSIONAL MEMORY DEVICE AND METHOD OF MAKING THEREOF USING ETCH STOP STRUCTURES LOCATED BETWEEN TIERS

(71) Applicant: SANDISK TECHNOLOGIES LLC,

ADDISON, TX (US)

(72) Inventors: **Bing ZHOU**, San Jose, CA (US);

Monica TITUS, Santa Clara, CA (US); Raghuveer S. MAKALA, Campbell, CA (US); Rahul SHARANGPANI, Fremont, CA (US); Senaka

KANAKAMEDALA, San Jose, CA

(US)

(21) Appl. No.: 18/350,524

(22) Filed: Jul. 11, 2023

Prior Publication Data

- (15) Correction of US 2024/0138151 A1 Apr. 25, 2024 See (22) Filed.
- (65) US 2024/0138151 A1 Apr. 25, 2024

Related U.S. Application Data

(60) Provisional application No. 63/380,307, filed on Oct. 20, 2022.

Publication Classification

1)	Int. Cl.	
	H10B 43/35	(2006.01)
	G11C 16/04	(2006.01)
	H01L 23/522	(2006.01)
	H01L 23/528	(2006.01)
	H10B 41/10	(2006.01)
	H10B 41/27	(2006.01)
	H10B 41/35	(2006.01)
	H10B 43/10	(2006.01)
	H10B 43/27	(2006.01)

(52) **U.S. Cl.**

(5

(57) ABSTRACT

A etch stop structure is formed a sacrificial memory opening fill structure formed within a first-tier memory opening vertically extending through a first-tier alternating stack of first insulating layers and first spacer material layers. The etch stop structure may include a conductive etch stop plate that is formed over a sacrificial memory opening fill material portion inside the first-tier memory opening, or may include a semiconductor plug which is selectively grown from sidewalls of an etch stop semiconductor material layer that is formed over the first-tier alternating stack. A second-tier alternating stack of second insulating layers and second spacer material layers is formed over the first-tier alternating stack and the etch stop structure.



