



US 20220407538A1

(19) **United States**(12) **Patent Application Publication**
LEE et al.(10) **Pub. No.: US 2022/0407538 A1**(43) **Pub. Date: Dec. 22, 2022**(54) **SPLIT INVERTER, CAPACITOR
DIGITAL-TO-ANALOG CONVERTER AND
ANALOG-TO-DIGITAL CONVERTER OF
SUCCESSIVE APPROXIMATION REGISTER
TYPE INCLUDING SAME**(71) Applicant: **Samsung Electronics Co., Ltd.,**
Suwon-si (KR)(72) Inventors: **Jaehoon LEE**, Suwon-si (KR); **Yong
LIM**, Seoul (KR); **Seunghyun OH**,
Seoul (KR)(73) Assignee: **Samsung Electronics Co., Ltd.,**
Suwon-si (KR)(21) Appl. No.: **17/705,776**(22) Filed: **Mar. 28, 2022**(30) **Foreign Application Priority Data**

Jun. 16, 2021 (KR) 10-2021-0078019

Publication Classification(51) **Int. Cl.**
H03M 1/46 (2006.01)
H03M 1/12 (2006.01)
H03K 3/356 (2006.01)
(52) **U.S. Cl.**
CPC **H03M 1/466** (2013.01); **H03M 1/1245**
(2013.01); **H03M 1/462** (2013.01); **H03K**
3/356104 (2013.01)(57) **ABSTRACT**

An analog-to-digital converter of successive approximation register (SAR) type includes a comparator, a SAR logic circuit, and a capacitor digital-to-analog converter. The capacitor digital-to-analog converter includes a plurality of drivers. Each driver includes a capacitor and a split inverter. A first capacitor node of the capacitor is connected to one of comparison input terminals. The split inverter includes a pull-up unit connected to a first reference voltage and a pull-down unit connected to a second reference voltage. The split inverter drives a second capacitor node of the capacitor by selectively turning on one of the pull-up unit and the pull-down unit. A first one of the pull-up unit and the pull-down unit includes a full transistor, and a second one of the pull-up unit and the pull-down unit includes a first split transistor and a second split transistor. A short current is reduced using the split inverter.

100