

US 20240235571A9

(19) United States

(12) **Patent Application Publication Huang**

(54) WIDE INPUT RANGE AND LOW NOISE COMPARATOR WITH TRIGGER TIMING CONTROL AND/OR GAIN BOOSTING

(71) Applicant: MEDIATEK INC., Hsin-Chu (TW)

(72) Inventor: Wenchang Huang, San Jose, CA (US)

(73) Assignee: **MEDIATEK INC**, Hsin-Chu (TW)

(21) Appl. No.: 18/369,816

(22) Filed: Sep. 18, 2023

Prior Publication Data

- (15) Correction of US 2024/0137039 A1 Apr. 25, 2024 See (22) Filed.
- (65) US 2024/0137039 A1 Apr. 25, 2024

Related U.S. Application Data

(60) Provisional application No. 63/380,077, filed on Oct. 19, 2022.

(10) Pub. No.: US 2024/0235571 A9

(48) Pub. Date: Jul. 11, 2024 CORRECTED PUBLICATION

Publication Classification

(51) Int. Cl. H03M 1/44 (2006.01) H03M 1/18 (2006.01) H03M 1/50 (2006.01)

(52) **U.S. CI.** CPC *H03M 1/44* (2013.01); *H03M 1/181* (2013.01); *H03M 1/502* (2013.01)

(57) ABSTRACT

A multi-stage comparator includes a first stage circuit, a second stage circuit, and a control circuit. The first stage circuit receives an input signal of the multi-stage comparator, generates a first-stage output signal according to the input signal, and outputs the first-stage output signal at an output port of the first stage circuit. The second stage circuit receives a second-stage input signal at an input port of the second stage circuit, and performs a second-stage operation to generate an output signal of the multi-stage comparator. The control circuit is coupled between the output port of the first stage circuit and the input port of the second stage circuit, and controls a start time of the second-stage operation.

