



US 20240251572A1

(19) **United States**

(12) **Patent Application Publication**
Or-Bach et al.

(10) **Pub. No.: US 2024/0251572 A1**

(43) **Pub. Date: Jul. 25, 2024**

(54) **3D SEMICONDUCTOR MEMORY DEVICES
AND STRUCTURES**

plication No. 62/252,448, filed on Nov. 7, 2015,
provisional application No. 62/221,618, filed on Sep.
21, 2015.

(71) Applicant: **Monolithic 3D Inc.**, Klamath Falls, OR
(US)

(30) **Foreign Application Priority Data**

(72) Inventors: **Zvi Or-Bach**, Haifa (IL); **Jin-Woo
Han**, San Jose, CA (US)

Sep. 21, 2016 (WO) PCT/US2016/052726

(73) Assignee: **Monolithic 3D Inc.**, Klamath Falls, OR
(US)

Publication Classification

(21) Appl. No.: **18/592,383**

(22) Filed: **Feb. 29, 2024**

(51) **Int. Cl.**
H10B 80/00 (2006.01)
H01L 23/00 (2006.01)
H01L 25/00 (2006.01)
H01L 25/065 (2006.01)
H01L 25/18 (2006.01)

Related U.S. Application Data


(52) **U.S. Cl.**
CPC **H10B 80/00** (2023.02); **H01L 24/08**
(2013.01); **H01L 24/80** (2013.01); **H01L**
25/0657 (2013.01); **H01L 25/18** (2013.01);
H01L 25/50 (2013.01); **H01L 2224/08145**
(2013.01); **H01L 2224/80895** (2013.01); **H01L**
2224/80896 (2013.01); **H01L 2924/1431**
(2013.01); **H01L 2924/14511** (2013.01)

(63) Continuation-in-part of application No. 18/385,383,
filed on Oct. 31, 2023, which is a continuation-in-part
of application No. 17/367,385, filed on Jul. 4, 2021,
now Pat. No. 11,937,422, which is a continuation-in-
part of application No. 16/786,060, filed on Feb. 10,
2020, now Pat. No. 11,114,427, which is a continu-
ation-in-part of application No. 16/377,238, filed on
Apr. 7, 2019, now Pat. No. 10,622,365, which is a
continuation-in-part of application No. 15/911,071,
filed on Mar. 2, 2018, now Pat. No. 10,297,599,
which is a continuation-in-part of application No.
15/344,562, filed on Nov. 6, 2016, now Pat. No.
9,953,994, Continuation-in-part of application No.
16/797,231, filed on Feb. 21, 2020, now Pat. No.
11,978,731, which is a continuation-in-part of appli-
cation No. 16/224,674, filed on Dec. 18, 2018, now
abandoned, which is a continuation-in-part of appli-
cation No. 15/761,426, filed on Mar. 19, 2018, now
Pat. No. 10,515,981, filed as application No. PCT/
US2016/052726 on Sep. 21, 2016.

(60) Provisional application No. 62/297,857, filed on Feb.
20, 2016, provisional application No. 62/269,950,
filed on Dec. 19, 2015, provisional application No.
62/258,433, filed on Nov. 21, 2015, provisional ap-

(57) **ABSTRACT**

A 3D semiconductor device, the device including: a first
level including a first single crystal layer and a memory
control circuit, the memory control circuit including a plu-
rality of first transistors; a first metal layer overlaying the
first single crystal layer; a second metal layer overlaying the
first metal layer, a plurality of second transistors disposed
atop the second metal layer; a third metal layer disposed atop
the plurality of third transistors; and a memory array includ-
ing word-lines and memory cells, where the memory array
includes at least four memory mini arrays, where at least one
of the plurality of second transistors includes a metal gate,
where each of the memory cells includes at least one of the
plurality of second transistors, and where the memory con-
trol circuit includes at least one digital to analog converter
circuit.



Cut-Views Y-Z Plane