



US 20220368315A1

(19) **United States**(12) **Patent Application Publication** (10) **Pub. No.: US 2022/0368315 A1**
(43) **Pub. Date:** **Nov. 17, 2022**(54) **ZERO GLITCH DIGITAL STEP
ATTENUATOR**(52) **U.S. Cl.**
CPC **H03H 11/245** (2013.01); **H03K 5/01**
(2013.01)(71) Applicant: **MACOM Technology Solutions
Holdings, Inc., Lowell, MA (US)**(72) Inventor: **Jean-Marc Mourant, Santa Clara (IE)**(21) Appl. No.: **17/319,161**(22) Filed: **May 13, 2021****Publication Classification**(51) **Int. Cl.**
H03H 11/24 (2006.01)
H03K 5/01 (2006.01)(57) **ABSTRACT**

A digital step attenuator (DSA) cell and related method are provided. The DSA cell includes a first branch comprising a first resistor connected, at a first side, to an input port and, at a second side, to an output port; a second resistor connected, at a first side, to the first resistor and, at a second side, to a first transistor and a third resistor connected, at a first side, to the first resistor and, at a second side, to a second transistor. Also included in the DSA cell is a second branch, in a parallel configuration with the first resistor, that includes a fourth resistor and a third transistor. Also included is a third branch, in a parallel configuration with the first resistor, that includes a fourth transistor. The first transistor, the second transistor, the third transistor, and the fourth transistor are configured to be operated independently.

