

# (19) United States

## (12) Patent Application Publication (10) Pub. No.: US 2024/0213099 A1 Lu et al.

Jun. 27, 2024 (43) **Pub. Date:** 

### (54) GATE-ALL-AROUND DEVICE WITH DIFFERENT CHANNEL SEMICONDUCTOR MATERIALS AND METHOD OF FORMING THE SAME

(71) Applicant: Taiwan Semiconductor Manufacturing Co., Ltd., Hsin-Chu

(72) Inventors: Jhe-Ching Lu, Tainan City (TW); Yen-Sen Wang, Hsinchu County (TW); Bao-Ru Young, Hsinchu County (TW); Tsung-Chieh Tsai, Hsin-Chu County (TW)

(21) Appl. No.: 18/601,074

(22) Filed: Mar. 11, 2024

#### Related U.S. Application Data

- (63) Continuation of application No. 17/991,153, filed on Nov. 21, 2022, now Pat. No. 11,929,288, which is a continuation of application No. 16/938,401, filed on Jul. 24, 2020, now Pat. No. 11,508,624.
- (60) Provisional application No. 62/906,188, filed on Sep. 26, 2019.

#### **Publication Classification**

(51)Int. Cl. H01L 21/8238 (2006.01)H01L 27/092 (2006.01)

U.S. Cl. CPC ...... H01L 21/823807 (2013.01); H01L 21/823814 (2013.01); H01L 21/823821 (2013.01); H01L 21/823878 (2013.01); H01L 27/0924 (2013.01)

#### (57)ABSTRACT

Semiconductor device and the manufacturing method thereof are disclosed. An exemplary method comprises forming a first semiconductor layer including a first semiconductor material in a first area of a substrate; alternately depositing second semiconductor layers and third semiconductor layers over the first semiconductor layer and over the substrate to form a semiconductor layer stack, wherein the second semiconductor layers include a second semiconductor material, the third semiconductor layers include the first semiconductor material, the second semiconductor material is different from the first semiconductor material, and a bottom surface of one of the second semiconductor layers contacts the first semiconductor layer in the first area and contacts the substrate in a second area of the substrate; planarizing a top surface of the semiconductor layer stack; and patterning the semiconductor layer stack to form a first semiconductor structure in the first area and a second semiconductor structure in the second area.





