



US 20230403838A1

(19) **United States**(12) **Patent Application Publication**
AHMED et al.(10) **Pub. No.: US 2023/0403838 A1**(43) **Pub. Date: Dec. 14, 2023**(54) **SRAM CELL LAYOUT INCLUDING
ARRANGEMENT OF MULTIPLE ACTIVE
REGIONS AND MULTIPLE GATE REGIONS****Publication Classification**(51) **Int. Cl.**
H10B 10/00 (2006.01)(52) **U.S. Cl.**
CPC **H10B 10/12** (2023.02); **H10B 10/18**
(2023.02)(71) Applicant: **STMicroelectronics International
N.V., Geneva (CH)**(72) Inventors: **Shafquat Jahan AHMED**, Greater
Noida (IN); **Dhori Kedar
JANARDAN**, Ghaziabad (IN)(73) Assignee: **STMicroelectronics International
N.V., Geneva (CH)**(21) Appl. No.: **18/454,471**(22) Filed: **Aug. 23, 2023****Related U.S. Application Data**(63) Continuation of application No. 17/118,372, filed on
Dec. 10, 2020, now Pat. No. 11,758,707.(60) Provisional application No. 62/950,761, filed on Dec.
19, 2019.(57) **ABSTRACT**

A memory cell including a set of active regions that overlay a set of gate regions to form a pair of cross-coupled inverters. A first active region extends along a first axis. A first gate region extends transversely to the first active region and overlays the first active region to form a first transistor of the pair of cross-coupled inverters. A second gate region extends transversely to the first active region and overlays the first active region to form a second transistor of the pair of cross-coupled inverters. A second active region extends along a second axis and overlays the first gate region to form a third transistor of the pair of cross-coupled inverters. A fourth active region extending along a third axis and overlays a gate region to form a transistor of a read port.

