



US 20220407530A1

(19) **United States**(12) **Patent Application Publication** (10) **Pub. No.: US 2022/0407530 A1**
(43) **Pub. Date:** **Dec. 22, 2022**(54) **ERROR-FEEDBACK SAR-ADC**(52) **U.S. Cl.**CPC **H03M 1/0626** (2013.01); **H03M 1/002** (2013.01)(71) Applicant: **Nordic Semiconductor ASA**,
Trondheim (NO)(72) Inventors: **Erlend Strandvik**, Trondheim (NO);
Harald Garvik, Trondheim (NO)(73) Assignee: **Nordic Semiconductor ASA**,
Trondheim (NO)(21) Appl. No.: **17/842,255**(22) Filed: **Jun. 16, 2022**(30) **Foreign Application Priority Data**

Jun. 21, 2021 (GB) 2108885.1

Publication Classification(51) **Int. Cl.****H03M 1/06** (2006.01)**H03M 1/00** (2006.01)(57) **ABSTRACT**

Analog to digital conversion circuitry has an input sampling buffer, which has an input sampling capacitor for sampling an analog signal. The conversion circuitry also has a successive-approximation-register analog to digital converter (SAR-ADC) which converts the sampled analog signal to a digital signal. The input sampling buffer has an amplifier and a gain-control capacitor, and has an amplification configuration and an error-feedback configuration. In the amplification configuration, the input sampling capacitor is coupled to the amplifier and gain-control capacitor, with the gain-control capacitor connected in feedback with the amplifier, for applying gain to the sampled analog signal. In the error-feedback configuration, the gain-control capacitor is decoupled from the input sampling capacitor and receives a residue voltage from the SAR-ADC, such that the level of the analog signal determined in the amplification configuration varies depending on the residue voltage received onto the gain-control capacitor in the error-feedback configuration.

