



US 20240213037A1

(19) **United States**

(12) **Patent Application Publication**  
**NI**

(10) **Pub. No.: US 2024/0213037 A1**

(43) **Pub. Date: Jun. 27, 2024**

(54) **METHOD FOR PRODUCING A STRUCTURE  
FOR STUD-BASED INTERCONNECTION  
BETWEEN MICROCIRCUITS**

(71) Applicant: **SHANGHAI HONGGAN  
MICROELECTRONICS  
TECHNOLOGY CO., LTD**, Shanghai  
(CN)

(72) Inventor: **Yang NI**, PALAISEAU (FR)

(73) Assignee: **SHANGHAI HONGGAN  
MICROELECTRONICS  
TECHNOLOGY CO., LTD**, Shanghai  
(CN)

(21) Appl. No.: **18/557,292**

(22) PCT Filed: **Apr. 26, 2022**

(86) PCT No.: **PCT/IB2022/053844**

§ 371 (c)(1),

(2) Date: **Oct. 25, 2023**

(30) **Foreign Application Priority Data**

Apr. 26, 2021 (FR) ..... FR2104301

**Publication Classification**

(51) **Int. Cl.**  
**H01L 21/48** (2006.01)

(52) **U.S. Cl.**  
CPC ..... **H01L 21/4857** (2013.01); **H01L 21/4853**  
(2013.01)

(57) **ABSTRACT**

The invention relates to a method for manufacturing an electronic circuit which uses CMOS technology, the method comprising: (a) a step of metal deposition (200) and etching to form metal connections (P, P', . . . ) at a first level in a substrate, (b) a step of depositing a layer of dielectric material (110, . . . ) covering the metal connections, (c) a step of producing through-passages (112) in the thickness of the dielectric material, (d) a step of filling these passages with an interconnect metal (300), in order to form vias (V) connecting the levels. Steps (a) to (d) are repeated to form the metal connections (P, P', . . . ) at different depths, connected by interconnection vias (V) in the thickness of the circuit.

