



US 20220368328A1

(19) **United States**(12) **Patent Application Publication**
CHOI et al.(10) **Pub. No.: US 2022/0368328 A1**(43) **Pub. Date: Nov. 17, 2022**(54) **INTERFACE CIRCUIT AND OPERATING METHOD THEREOF TO COMPENSATE FOR SUPPLY VOLTAGE VARIATIONS**(71) Applicant: **SAMSUNG ELECTRONICS CO., LTD.**, Suwon-si (KR)(72) Inventors: **Jaemin CHOI**, Suwon-si (KR);
Yonghun KIM, Hwaseong-si (KR);
Jinhyeok BAEK, Busan (KR);
Yoochang SUNG, Hwaseong-si (KR);
Changsik YOO, Seoul (KR); **Jeongdon IHM**, Suwon-si (KR)(21) Appl. No.: **17/569,041**(22) Filed: **Jan. 5, 2022**(30) **Foreign Application Priority Data**

May 12, 2021 (KR) 10-2021-0061648

Publication Classification(51) **Int. Cl.****H03K 19/003** (2006.01)**G11C 7/22** (2006.01)**G11C 5/14** (2006.01)**H03K 19/0185** (2006.01)(52) **U.S. Cl.**CPC **H03K 19/00384** (2013.01); **G11C 7/22**(2013.01); **G11C 5/147** (2013.01); **H03K****19/018521** (2013.01); **G11C 8/06** (2013.01)

(57)

ABSTRACT

An interface circuit includes: a buffer circuit configured to receive an input signal and to generate an output signal having a delay time, the delay time being determined based on a current level of a bias current and a voltage level of a power supply voltage; and a bias generation circuit configured to vary a voltage level of a bias control voltage so that the delay time is constant by compensating for a change in the voltage level of the power supply voltage, the bias generation circuit being further configured to provide the bias control voltage to the buffer circuit.

