

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0213305 A1

Huang et al.

Jun. 27, 2024 (43) Pub. Date:

(54) METAL-INSULATOR-METAL STRUCTURE AND METHODS OF FABRICATION THEREOF

(71) Applicant: Taiwan Semiconductor

Manufacturing Co., Ltd., Hsin-Chu

(72) Inventors: Chih-Fan Huang, Kaohsiung City

(TW); Hung-Chao Kao, Taipei City (TW); Yuan-Yang Hsiao, Taipei (TW); Tsung-Chieh Hsiao, Changhua County (TW); Hsiang-Ku Shen, Hsinchu City (TW); Hui-Chi Chen, Hsinchu County

(TW); Dian-Hau Chen, Hsinchu (TW); Yen-Ming Chen, Hsin-Chu County

(TW)

(21) Appl. No.: 18/594,864

(22) Filed: Mar. 4, 2024

Related U.S. Application Data

- (60) Continuation of application No. 17/750,729, filed on May 23, 2022, now Pat. No. 11,923,405, which is a continuation of application No. 16/983,880, filed on Aug. 3, 2020, now Pat. No. 11,342,408, which is a division of application No. 16/156,779, filed on Oct. 10, 2018, now Pat. No. 10,734,474.
- (60) Provisional application No. 62/711,711, filed on Jul. 30, 2018.

Publication Classification

(51) Int. Cl. H01G 4/005 (2006.01)H01L 21/311 (2006.01)H01L 21/768 (2006.01)H01L 23/522 (2006.01)H10B 61/00 (2006.01)

U.S. Cl. (52)CPC H01L 28/60 (2013.01); H01L 21/31116 (2013.01); H01L 21/76804 (2013.01); H01L 21/76805 (2013.01); H01L 23/5226 (2013.01); H10B 61/10 (2023.02)

(57)ABSTRACT

The present disclosure is directed to a semiconductor device. The semiconductor device includes a multi-layer interconnect structure disposed over a substrate, a dielectric layer disposed over the multi-layer interconnect structure, and a metal-insulator-metal (MIM) capacitor disposed over the dielectric layer. The MIM capacitor includes a bottom electrode disposed on a top surface of the dielectric layer, a top electrode disposed above the bottom electrode, and an insulating layer interposed between the bottom electrode and the top electrode. The bottom electrode has a slanted sidewall with respect to the top surface of the dielectric layer. The top electrode has a vertical sidewall with respect to the top surface of the dielectric layer. The insulating layer covers the slanted sidewall of the bottom electrode.

