

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0213249 A1

Jun. 27, 2024 (43) **Pub. Date:**

(54) INTEGRATED CIRCUIT DEVICE

(71) Applicant: Samsung Electronics Co., Ltd.,

Suwon-si (KR)

(72) Inventors: **DONGHOON HWANG**, Suwon-si

(KR); KYUNGHO KIM, Suwon-si (KR); BYUNGHO MOON, Suwon-si (KR); KYUNGHEE CHO, Suwon-si (KR): **DOYOUNG CHOI**, Suwon-si

(KR); INCHAN HWANG, Suwon-si

(KR)

(21) Appl. No.: 18/512,094

(22)Filed: Nov. 17, 2023

(30)Foreign Application Priority Data

Dec. 26, 2022 (KR) 10-2022-0185060

Publication Classification

(51)	Int. Cl.	
	H01L 27/092	(2006.01)
	H01L 21/822	(2006.01)
	H01L 21/8238	(2006.01)
	H01L 23/528	(2006.01)
	H01L 29/06	(2006.01)

H01L 29/417	(2006.01)
H01L 29/423	(2006.01)
H01L 29/66	(2006.01)
H01L 29/775	(2006.01)

(52) U.S. Cl.

CPC H01L 27/0922 (2013.01); H01L 21/8221 (2013.01); H01L 21/823871 (2013.01); H01L 23/528 (2013.01); H01L 29/0673 (2013.01); H01L 29/41733 (2013.01); H01L 29/42392 (2013.01); H01L 29/66439 (2013.01); H01L **29/775** (2013.01)

(57)ABSTRACT

An integrated circuit device includes a lower insulating line extending in a first direction, a plurality of lower channel lines over the lower insulating line, first and second lower gate lines respectively on opposing sides of the lower insulating line and opposing sides of one of the lower channel lines, a third lower gate line extending around upper and lower surfaces of the one of the lower channel line and connecting the first and second lower gate lines to each other, an outer gate line arranged under the lower insulating line and contacting the first and second lower gate lines, an upper insulating line over an upper surface of each lower channel line, a plurality of upper channel lines over the upper insulating line, and an upper gate line extending around one of the upper channel lines.

