

# (19) United States

## (12) Patent Application Publication (10) Pub. No.: US 2023/0403851 A1 NAKAI

Dec. 14, 2023 (43) **Pub. Date:** 

### (54) **SEMICONDUCTOR MEMORY DEVICE**

(71) Applicant: Kioxia Corporation, Tokyo (JP)

(72) Inventor: Takehiro NAKAI, Yokkaichi Mie (JP)

(73) Assignee: Kioxia Corporation, Tokyo (JP)

(21) Appl. No.: 18/177,063

Filed: Mar. 1, 2023 (22)

(30)Foreign Application Priority Data

Jun. 8, 2022 (JP) ...... 2022-093192

### **Publication Classification**

(51) Int. Cl. H10B 41/35 (2006.01)(2006.01)H01L 23/528

H10B 41/20 (2006.01)H10B 41/41 (2006.01)

(52) U.S. Cl.

CPC ....... H10B 41/35 (2023.02); H01L 23/5283 (2013.01); H10B 41/20 (2023.02); H10B 41/41 (2023.02)

#### (57)**ABSTRACT**

A semiconductor memory device includes: a semiconductor substrate having a surface extending in an X direction and a Y direction; a circuit region formed on the semiconductor substrate and having at least one side extending in the Y direction; a guard ring line extending along the Y direction and opposed to the one side of the circuit region in the X direction; an element isolation region extending along the Y direction and formed between the one side of the circuit region and the guard ring line; and a dummy transistor disposed on an upper surface of the element isolation region. The dummy transistor includes: a main interconnection extending in the Y direction; and a branch interconnection extending from the main interconnection in the X direction.

