US 20240223174A1

(19) **United States**

(12) **Patent Application Publication** (10) **Pub. No.: US 2024/0223174 A1**

ASANO et al. (43) **Pub. Date: Jul. 4, 2024**

(54) **LOW POWER COMPARATOR**

(71) Applicant: **Renesas Design (UK) Limited**, Bourne End (GB)

(72) Inventors: **Hiroki ASANO**, Kanagawa (JP); **Kenji TOMIYOSHI**, Chiba-Shi (JP)

(73) Assignee: **Renesas Design (UK) Limited**, Bourne End (GB)

(21) Appl. No.: **18/147,100**

(22) Filed: **Dec. 28, 2022**

Publication Classification

(51) **Int. Cl.**

H03K 5/24	(2006.01)
G01R 19/165	(2006.01)
H03F 3/45	(2006.01)

(52) **U.S. Cl.**

CPC ***H03K 5/2481*** (2013.01); ***G01R 19/16566*** (2013.01); ***H03F 3/45071*** (2013.01)

(57) **ABSTRACT**

A comparator is presented. The comparator includes an input port for receiving an input voltage; an output port for providing an output voltage; a resistive divider, first and second transistors, and a differential amplifier. The resistive divider has a first node for providing a first voltage and a second node for providing a second voltage. The first transistor has a control terminal coupled to the first node, a first terminal coupled to the input port, and a second terminal coupled to a common node. The second transistor has a control terminal coupled to the second node, a first terminal coupled to the input port, and a second terminal coupled to the common node. The differential amplifier has a first input coupled to the first terminal of the first transistor, a second input coupled to the first terminal of the second transistor and an output coupled to the output port.