

# (19) United States

# (12) Patent Application Publication (10) Pub. No.: US 2024/0178857 A1 HYUN et al.

May 30, 2024 (43) **Pub. Date:** 

## (54) TIME DOMAIN ANALOG-TO-DIGITAL CONVERTER AND ANALOG-TO-DIGITAL CONVERTING METHOD

## (71) Applicants: Samsung Electronics Co., Ltd, Suwon-si (KR); Korea University Research and Business Foundation,

Seoul (KR)

(72) Inventors: **Jihwan HYUN**, Suwon-si (KR); Chulwoo KIM, Suwon-si (KR); Sooho

PARK, Suwon-si (KR); Junghwan CHOI, Suwon-si (KR)

(73) Assignees: Samsung Electronics Co., Ltd, Suwon-si (KR); Korea University Research and Business Foundation,

Seoul (KR)

(21) Appl. No.: 18/335,572

(22)Filed: Jun. 15, 2023

(30)Foreign Application Priority Data

Nov. 28, 2022 (KR) ...... 10-2022-0161571

### **Publication Classification**

(51) Int. Cl. H03M 1/38 (2006.01)H03M 1/12 (2006.01)

(52)U.S. Cl. CPC ...... H03M 1/38 (2013.01); H03M 1/1245 (2013.01)

#### **ABSTRACT** (57)

In analog-to-digital conversion, a plurality of stages configured in a sequence to sequentially decide a plurality of bits in successive-approximation, each of the plurality of stages configured to operate in response to a corresponding clock among a plurality of clocks, and decide a corresponding bit among the plurality of bits from a corresponding positive pulse among a plurality of positive pulses and a corresponding negative pulse among a plurality of negative pulses; and a plurality of clock generating circuits respectively corresponding to a plurality of first stages among the plurality of stages, each of the plurality of clock generating circuit configured to generate the corresponding clock of a corresponding stage among the plurality of first stages based on an operation of a previous stage among the plurality of stages, the previous stage being before the corresponding stage in the sequence.

