



US 20220399893A1

(19) **United States**(12) **Patent Application Publication**  
**Joshi et al.**(10) **Pub. No.: US 2022/0399893 A1**(43) **Pub. Date: Dec. 15, 2022**(54) **DATA MULTIPLEXER SINGLE PHASE  
FLIP-FLOP***H03K 19/21* (2006.01)*H03K 3/3562* (2006.01)(71) Applicant: **Intel Corporation**, Santa Clara, CA  
(US)(52) **U.S. Cl.**  
CPC ... *H03K 19/01855* (2013.01); *H03K 19/1737*  
(2013.01); *H03K 19/215* (2013.01); *H03K*  
*3/35625* (2013.01)(72) Inventors: **Chinmay Joshi**, Portland, OR (US);  
**Dinesh Somasekhar**, Portland, OR  
(US)(73) Assignee: **Intel Corporation**, Santa Clara, CA  
(US)(21) Appl. No.: **17/346,034**(22) Filed: **Jun. 11, 2021****Publication Classification**(51) **Int. Cl.**  
*H03K 19/0185* (2006.01)  
*H03K 19/173* (2006.01)(57) **ABSTRACT**

A single-phase clocked data multiplexer (MUX-D) scan capable flipflop (FF) design that improves over existing transmission-gate (t-gate) based master-slave flipflops in terms of dynamic capacitance (C<sub>dyn</sub>) as well as performance while remaining comparable in area. Unique features of the design are a complementary metal oxide semiconductor (non-t-gate) style structure with an improvement in circuit parameters achieved by eliminating clock inversions and maximally sharing NMOS devices across NAND structures. The core of the flipflop adopts an all CMOS NAND, And-OR-Inverter (AOI) complex logic structure to implement a true edge-triggered flip-flop functionality.

