

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0223213 A1

Jul. 4, 2024 (43) **Pub. Date:**

(54) SYSTEMS AND METHODS FOR OPERATING LOW-DENSITY PARITY-CHECK BIT-FLIPPING DECODER

(71) Applicant: SK Hynix NAND Product Solutions Corp. (dbaSolidigm), San Jose, CA

(72) Inventor: Zion Kwok, Burnaby (CA)

Appl. No.: 18/089,912

(22) Filed: Dec. 28, 2022

Publication Classification

(2006.01)

(51) **Int. Cl.** (2006.01)H03M 13/11

H03M 13/00

(52) U.S. Cl. CPC H03M 13/1111 (2013.01); H03M 13/611

(57)ABSTRACT

Systems and methods for operating a low-density paritycheck (LDPC) bit-flipping decoder are disclosed herein. An LDPC codeword is received, and each bit in the LDPC codeword is classified as either a high-confidence bit or a low-confidence bit based on at least one criterion. The LDPC codeword is iteratively processed over a plurality of iterations based on parity check equations associated with each bit of the LDPC codeword to generate a processed LDPC codeword. For each iteration of the plurality of iterations, the iterative processing includes flipping at least one bit of the LDPC codeword, while preventing, for a first n number of the plurality of iterations, bits classified as high-confidence bits from comprising more than 33% of the total number of flipped bits. The processed LDPC codeword is decoded.

