

# (19) United States

# (12) Patent Application Publication (10) Pub. No.: US 2024/0251567 A1 MATSUZAKI et al.

## (43) **Pub. Date:**

Jul. 25, 2024

## (54) **SEMICONDUCTOR DEVICE**

(71) Applicant: Semiconductor Energy Laboratory Co., Ltd., Atsugi-shi, Kanagawa-ken

(72) Inventors: Takanori MATSUZAKI, Atsugi (JP);

Tatsuya ONUKI, Atsugi (JP); Yuki

**OKAMOTO**, Ebina (JP)

(21) Appl. No.: 18/561,961

PCT Filed: May 19, 2022 (22)

(86) PCT No.: PCT/IB2022/054652

§ 371 (c)(1),

(2) Date: Nov. 17, 2023

### (30)Foreign Application Priority Data

May 28, 2	2021 (	JP)	 2021-090175
Jun. 4, 2	2021 (	JP)	 2021-094341

## **Publication Classification**

(51) **Int. Cl.** H10B 61/00 (2006.01)G11C 5/06 (2006.01)

H10N 50/10 (2006.01)H10N 50/80 (2006.01)

(52) U.S. Cl.

CPC ...... H10B 61/22 (2023.02); G11C 5/063 (2013.01); H10N 50/10 (2023.02); H10N 50/80 (2023.02)

### (57)ABSTRACT

A semiconductor device with a novel structure is provided. The semiconductor device includes a first substrate, a first element layer provided in contact with a second substrate, and a first through electrode provided in the second substrate and the first element layer. The first element layer includes a first memory cell, a first electrode, a second electrode, and a third electrode. The first memory cell includes a first transistor. The first transistor includes a semiconductor layer containing a metal oxide in a channel formation region. The first electrode is electrically connected to the third electrode via the second electrode. The third electrode is provided to be exposed on a surface of the first element layer. The first through electrode is provided to be exposed on a surface of the second substrate and is electrically connected to the first electrode. The second substrate and the first element layer are provided to be stacked in a direction perpendicular or substantially perpendicular to a surface of the first substrate. The first transistor is provided in a region overlapping with the first through electrode.

