

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2023/0231562 A1

Jul. 20, 2023 (43) **Pub. Date:**

(54) DELAY-LOCKED LOOP, CONTROL METHOD FOR DELAY-LOCKED LOOP, AND ELECTRONIC DEVICE

- (71) Applicant: CHANGXIN MEMORY TECHNOLOGIES, INC., Hefei City
- (72)Inventor: **Yinchuan GU**, Hefei City (CN)
- Appl. No.: 17/805,091
- (22) Filed: Jun. 2, 2022

Related U.S. Application Data

- (63) Continuation of application No. PCT/CN2022/ 085078, filed on Apr. 2, 2022.
- (30)Foreign Application Priority Data

Jan. 14, 2022 (CN) 202210043659.X

Publication Classification

Int. Cl. (51)H03L 7/081 (2006.01)H03L 7/085 (2006.01)

U.S. Cl. (52)CPC H03L 7/0812 (2013.01); H03L 7/085 (2013.01)

(57)ABSTRACT

The present disclosure relates to the technical field of integrated circuits, and specifically to a delay-locked loop, a control method for a delay-locked loop, and an electronic device. The delay-locked loop includes: a secondary path configured to perform frequency division on an input clock signal to generate a frequency-divided clock signal, adjust the frequency-divided clock signal having a first frequency to obtain an output clock signal in a locking process of the delay-locked loop, and adjust the frequency-divided clock signal to make the frequency-divided clock signal have a second frequency when the delay-locked loop is locked in a standby state, wherein the second frequency is lower than the first frequency; and a primary path configured to output, when obtaining a target instruction, an output clock replica signal having a same phase as the output clock signal.

