

# (19) United States

## (12) Patent Application Publication (10) Pub. No.: US 2024/0215269 A1 Shan et al.

### Jun. 27, 2024 (43) **Pub. Date:**

### (54) GLASS SUBSTRATE DEVICE WITH THROUGH GLASS CAVITY

(71) Applicant: Intel Corporation, Santa Clara, CA

Inventors: **Bohan Shan**, Chandler, AZ (US); Haobo Chen, Chandler, AZ (US); Yiqun Bai, Chandler, AZ (US); Dingying Xu, Chandler, AZ (US); Srinivas Venkata Ramanuja Pietambaram, Chandler, AZ (US); Hongxia Feng, Chandler, AZ (US); Gang Duan, Chandler, AZ (US); Xiaoving Guo, Chandler, AZ (US); Ziyin Lin, Chandler, AZ (US); Bai Nie,

> Chandler, AZ (US); Kyle Jordan Arrington, Gilbert, AZ (US)

(21) Appl. No.: 18/086,232

(22) Filed: Dec. 21, 2022

#### **Publication Classification**

(51) Int. Cl. H10B 80/00 (2006.01)H01L 23/00 (2006.01)H01L 23/498 (2006.01)

H01L 23/538 (2006.01)H01L 25/16 (2006.01)(2006.01) H01L 25/18

(52) U.S. Cl.

CPC ...... H10B 80/00 (2023.02); H01L 23/49816 (2013.01); H01L 23/5386 (2013.01); H01L 23/5389 (2013.01); H01L 24/05 (2013.01); H01L 24/13 (2013.01); H01L 25/16 (2013.01); H01L 25/18 (2013.01); H01L 2224/05644 (2013.01); H01L 2224/05655 (2013.01); H01L 2224/05666 (2013.01); H01L 2224/13023 (2013.01)

#### (57)ABSTRACT

An electronic system includes a substrate that includes a glass core layer including a cavity formed through the glass core layer; at least one active component die disposed in the cavity; a first buildup layer contacting a first surface of the glass core layer and a first surface of the at least one active component die, wherein the first buildup layer includes electrically conductive interconnect contacting the at least one active component die and extending to a first surface of the substrate; a second buildup layer contacting a second surface of the glass core layer and a second surface of the at least one active component die; and one or more solder bumps on a second surface of the substrate and contacting the second surface of the at least one active component die.

