

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0213348 A1

Jun. 27, 2024 (43) **Pub. Date:**

(54) PLANAR COMPLEMENTARY MOSFET STRUCTURE TO REDUCE LEAKAGES AND PLANAR AREAS

(71) Applicant: Invention And Collaboration

Laboratory, Inc., Taipei City (TW)

(72) Inventor: Chao-Chun LU, Hsinchu (TW)

(73) Assignee: Invention And Collaboration Laboratory, Inc., Taipei City (TW)

Appl. No.: 18/422,360

(22) Filed: Jan. 25, 2024

Related U.S. Application Data

- (63) Continuation-in-part of application No. 18/203,688, filed on May 31, 2023.
- (60) Provisional application No. 63/348,050, filed on Jun. 2, 2022, provisional application No. 63/618,930, filed on Jan. 9, 2024.

Publication Classification

(51) Int. Cl. H01L 29/49 (2006.01)

H01L 21/28 (2006.01)H01L 29/78 (2006.01)

U.S. Cl.

CPC H01L 29/4916 (2013.01); H01L 21/28035 (2013.01); H01L 29/7833 (2013.01)

(57)ABSTRACT

The present invention discloses a planar CMOSFET structure used in the peripheral circuit of DRAM chip and in sense amplifiers of array core circuit of DRAM chip, the planar CMOSFET structure comprises a planar P type MOSFET with a first conductive region, a planar N type MOSFET with a second conductive region, and a crossshape localized isolation region between the planar P type MOSFET and the planar N type MOSFET; wherein the cross-shape localized isolation region includes a horizontally extended isolation region contacts to a bottom side of the first conductive region and a bottom side of the second conductive region. The present invention could be similarly applied to the transistors for CMOS logic circuits as well.

