

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2022/0399902 A1

Geiger et al.

Dec. 15, 2022 (43) **Pub. Date:**

(54) APPARATUSES, SYSTEMS, AND METHODS FOR IDENTIFYING MULTI-BIT ERRORS

(71) Applicant: Micron Technology, Inc., Boise, ID

Inventors: Markus H. Geiger, Boise, ID (US); Matthew A. Prather, Boise, ID (US);

Sujeet Ayyapureddi, Boise, ID (US); C. Omar Benitez. Boise. ID (US): Dennis Montierth, Boise, ID (US)

Assignee: Micron Technology, Inc., Boise, ID (US)

(21) Appl. No.: 17/348,654

Jun. 15, 2021 (22) Filed:

Publication Classification

(51) Int. Cl.

H03M 13/09 (2006.01)G06F 11/10 (2006.01) (52) U.S. Cl.

CPC H03M 13/095 (2013.01); G06F 11/1076 (2013.01)

(57)**ABSTRACT**

Apparatuses, systems, and methods for multi-bit error detection. A memory device may store data bits and parity bits in a memory array. An error correction code (ECC) circuit may generate syndrome bits based on the data and parity bits and use the syndrome bits to correct up to a single bit error in the data and parity bits. A multi-bit error (MBE) detection circuit may detect an MBE in the data and parity based on at least one of the syndrome bits or the parity bits. For example, the MBE detection circuit may determine if the syndrome bits have a mapped or unmapped state and/or may compare the parity bits, data bits, and an additional parity bit to determine if there is an MBE. When an MBE is detected an MBE signal is activated. In some embodiments, an MBE flag may be set based on the MBE signal being active.

