

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2023/0231043 A1 KOMIYAMA et al.

Jul. 20, 2023 (43) Pub. Date:

(54) **SEMICONDUCTOR DEVICE**

(71) Applicant: FUJI ELECTRIC CO., LTD.,

Kanagawa (JP)

(72) Inventors: Norihiro KOMIYAMA,

Matsumoto-city (JP); Masahiro SASAKI, Azumino-city (JP); Yuichi ONOZAWA, Matsumoto-city (JP); Shoji YAMADA, Matsumoto-city (JP)

(21) Appl. No.: 18/188,452

(22) Filed: Mar. 22, 2023

Related U.S. Application Data

Continuation of application No. PCT/JP2022/ 017660, filed on Apr. 13, 2022.

(30)Foreign Application Priority Data

Apr. 20, 2021 (JP) 2021-071267

Publication Classification

(51) Int. Cl. H01L 29/739 (2006.01)H01L 29/10 (2006.01)H01L 29/06 (2006.01)

U.S. Cl.

CPC H01L 29/7397 (2013.01); H01L 29/1095 (2013.01); H01L 29/0692 (2013.01)

(57)ABSTRACT

Provided is a semiconductor device including: a semiconductor substrate having an upper surface and a lower surface and having a drift region of a first conductivity type; a first main terminal provided above the upper surface; a second main terminal provided below the lower surface; a control terminal configured to control whether or not to cause a current to flow between the first main terminal and the second main terminal; and a buffer region provided between the drift region and the lower surface and having a higher doping concentration than the drift region. In a C-V characteristic indicating a relationship between a power supply voltage applied between the first main terminal and the second main terminal and an inter-terminal capacitance between the control terminal and the second main terminal, a region where the power supply voltage is 500 V or more has a peak of the inter-terminal capacitance.

