

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0237347 A1

Jul. 11, 2024 (43) **Pub. Date:**

(54) METHOD OF FABRICATING SEMICONDUCTOR DEVICE

(71) Applicant: SAMSUNG ELECTRONICS CO.,

LTD., Suwon-si (KR)

Inventors: Yongmin KIM, Suwon-si (KR);

Seongsoo MOON, Suwon-si (KR); SEUNGHAK PARK, Suwon-si (KR); Junseok PARK, Suwon-si (KR); KI-BONG SEO, Suwon-si (KR);

Howon SEO, Suwon-si (KR); Mingyoo

CHOI, Suwon-si (KR)

(21) Appl. No.: 18/380,422

Filed: (22)Oct. 16, 2023

(30)Foreign Application Priority Data

Jan. 6, 2023 (KR) 10-2023-0002383

Publication Classification

(51) Int. Cl.

H10B 43/27 (2006.01)

(2006.01)H10B 43/10

H10B 43/35 (2006.01)H10B 43/40 (2006.01)

U.S. Cl.

CPC H10B 43/27 (2023.02); H10B 43/10

(2023.02); H10B 43/35 (2023.02); H10B

43/40 (2023.02)

(57)ABSTRACT

A method of fabricating a semiconductor device including: alternately stacking first interlayer insulating layers and first sacrificial layers on a substrate to form a first mold structure; forming a dummy hole penetrating the first mold structure; forming a dummy sacrificial pillar in the dummy hole, wherein the formation of the dummy sacrificial pillar includes forming a first recessed key region to expose a portion of an inner side surface of the dummy hole; and forming a second mold structure with a substantially uniform thickness on the first recessed key region and the first mold structure, wherein a top surface of the second mold structure has a second recessed key region corresponding to the first recessed key region.

