

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0213236 A1 Jhu et al.

Jun. 27, 2024 (43) **Pub. Date:**

(54) INTEGRATED CIRCUIT PACKAGE AND **METHOD**

(71) Applicant: Taiwan Semiconductor

Manufacturing Co., Ltd., Hsinchu

(TW)

(72) Inventors: Shu-Yan Jhu, Hsinchu (TW);

Kuo-Chiang Ting, Hsinchu (TW); Sung-Feng Yeh, Taipei City (TW)

(21) Appl. No.: 18/151,629

(22) Filed: Jan. 9, 2023

Related U.S. Application Data

(60) Provisional application No. 63/477,284, filed on Dec. 27, 2022.

Publication Classification

(51)	Int. Cl.	
	H01L 25/18	(2006.01)
	H01L 21/56	(2006.01)
	H01L 23/00	(2006.01)
	H01L 23/36	(2006.01)
	H01L 23/48	(2006.01)

(52) U.S. Cl.

CPC H01L 25/18 (2013.01); H01L 21/56 (2013.01); H01L 23/36 (2013.01); H01L 23/481 (2013.01); H01L 24/05 (2013.01); H01L 24/08 (2013.01); H01L 24/29 (2013.01); H01L 24/32 (2013.01); H01L 24/80 (2013.01); H01L 2224/05647 (2013.01); H01L 2224/08146 (2013.01); H01L 2224/29186 (2013.01); H01L 2224/32245 (2013.01); H01L 2224/80379 (2013.01); H01L 2224/80895 (2013.01); H01L 2224/80896 (2013.01)

(57)ABSTRACT

A semiconductor device includes a first semiconductor package comprising: a first interconnect structure on a first semiconductor substrate; through substrate vias electrically coupled to the first interconnect structure extending through the first semiconductor substrate; and a second semiconductor package directly bonded to the first semiconductor package, the second semiconductor package comprising a second semiconductor substrate and a second interconnect structure on the second semiconductor substrate. The semiconductor device further includes a silicon layer on a surface of the second semiconductor package that is opposite to the first semiconductor package; and a heat dissipation structure attached to the silicon layer.

