

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0213208 A1 LEE et al.

Jun. 27, 2024 (43) **Pub. Date:**

(54) **SEMICONDUCTOR DEVICE**

(71) Applicant: **POWER MASTER**

SEMICONDUCTOR CO., LTD.,

Cheongju-si (KR)

(72) Inventors: Taekkeun LEE, Seoul (KR); In-Suk

KIM, Bucheon-si (KR); Ki-Myung YOON, Bucheon-si (KR); Jooyaung EOM, Gimpo-si (KR); Soonho **KWON**, Bucheon-si (KR)

(21) Appl. No.: 18/396,035

Filed: Dec. 26, 2023 (22)

(30)Foreign Application Priority Data

(KR) 10-2022-0186100 Dec. 27, 2022 (KR) 10-2023-0175695 Dec. 6, 2023

Publication Classification

(51) Int. Cl.

H01L 23/00 (2006.01)H01L 23/373 (2006.01)H01L 25/07 (2006.01)

(52) U.S. Cl.

CPC H01L 24/37 (2013.01); H01L 23/3735 (2013.01); H01L 24/40 (2013.01); H01L 25/072 (2013.01); H01L 2224/37005 (2013.01); H01L 2224/40139 (2013.01); H01L *2224/40225* (2013.01)

(57)ABSTRACT

Provided is a semiconductor device. A semiconductor device is implemented as a semiconductor module package for driving an inverter, the semiconductor device may include: a first upper metal layer in which a plurality of semiconductor chips implementing a right phase switching pattern are disposed along a first direction to form a first row; a second upper metal layer in which a plurality of semiconductor chips implementing a left phase switching pattern are disposed along the first direction to form a second row; a first connection, in the first upper metal layer, connecting a plurality of semiconductor chips disposed along the first row to each other in series and to the second upper metal layer in parallel; and a second connection, in the second upper metal layer, connecting a plurality of semiconductor chips disposed along the second row to each other in series.

1

