

(19) **United States**(12) **Patent Application Publication****LEE et al.**(10) **Pub. No.: US 2023/0231571 A1**(43) **Pub. Date: Jul. 20, 2023**(54) **ANALOG-TO-DIGITAL CONVERTER AND
ANALOG-TO-DIGITAL CONVERSION
METHOD USING THE SAME****H03M 1/46**

(2006.01)

(71) Applicant: **Samsung Electronics Co., Ltd.**, Suwon-si (KR)(52) **U.S. Cl.**CPC **H03M 1/825** (2013.01); **H03M 1/182**
(2013.01); **H03M 1/462** (2013.01)(72) Inventors: **Jae Hoon LEE**, Suwon-si (KR); **Yong LIM**, Seoul (KR)

(57)

ABSTRACT(73) Assignee: **Samsung Electronics Co., Ltd.**, Suwon-si (KR)(21) Appl. No.: **18/150,636**(22) Filed: **Jan. 5, 2023**(30) **Foreign Application Priority Data**

Jan. 10, 2022 (KR) 10-2022-0003406

Mar. 11, 2022 (KR) 10-2022-0030799

Publication Classification(51) **Int. Cl.****H03M 1/82** (2006.01)**H03M 1/18** (2006.01)

An analog-to-digital converter (ADC) includes a first comparator configured to generate a first comparison signal on a basis of a first asynchronous clock signal generated from a sampling clock signal, and a second comparator configured to generate a second comparison signal on a basis of a second asynchronous clock signal generated by a first comparison operation completion signal. The ADC includes a first control logic configured to output a first control signal on a basis of the first comparison signal and a second control logic configured to output a second control signal on a basis of the second comparison signal. The ADC includes a first reference signal adjusting circuit configured to adjust a first reference signal on a basis of the first control signal and a second reference signal adjusting circuit configured to adjust a second reference signal on a basis of the second control signal.

10