

# (19) United States

## (12) Patent Application Publication (10) Pub. No.: US 2023/0232632 A1 KIM et al.

## Jul. 20, 2023 (43) **Pub. Date:**

### (54) THREE-DIMENSIONAL (3D) SEMICONDUCTOR MEMORY DEVICE

(71) Applicant: Samsung Electronics Co., Ltd.,

Suwon-si (KR)

(72) Inventors: Junhyoung KIM, Seoul (KR);

Geunwon Lim, Yongin-si (KR); Manjoong Kim, Seoul (KR)

(73) Assignee: Samsung Electronics Co., Ltd.,

Suwon-si (KR)

(21) Appl. No.: 18/188,946

(22) Filed: Mar. 23, 2023

### Related U.S. Application Data

(63) Continuation of application No. 16/802,736, filed on Feb. 27, 2020, now Pat. No. 11,637,121.

#### (30)Foreign Application Priority Data

Jul. 15, 2019 (KR) ...... 10-2019-0085270

#### **Publication Classification**

(51) Int. Cl. H10B 43/27 (2006.01)H10B 41/10 (2006.01)

H10B 41/27	(2006.01)
H10B 41/30	(2006.01)
H10B 41/35	(2006.01)
H10B 43/10	(2006.01)
H10B 43/30	(2006.01)
H10B 43/35	(2006.01)

(52) U.S. Cl.

CPC ...... H10B 43/27 (2023.02); H10B 41/10 (2023.02); H10B 41/27 (2023.02); H10B 41/30 (2023.02); H10B 41/35 (2023.02); H10B 43/10 (2023.02); H10B 43/30 (2023.02); *H10B 43/35* (2023.02)

#### ABSTRACT (57)

A three-dimensional semiconductor memory device includes a substrate including a first connection region and a second connection region in a first direction and a cell array region between the first and second connection regions, and a first block structure on the substrate. The first block structure has a first width on the cell array region, the first block structure has a second width on the first connection region, and the first block structure has a third width on the second connection region. The first, second and third widths are parallel to a second direction intersecting the first direction, and the first width is less than the second width and is greater than the third width.

