



(12) **Patent Application Publication**
Chiou et al.

(43) **Pub. Date:** **Jul. 11, 2024**

Publication Classification

(51) **Int. Cl.**
H10N 50/80 (2006.01)
G11C 11/16 (2006.01)
H01F 10/32 (2006.01)
H01F 41/32 (2006.01)
H10N 50/01 (2006.01)
H10N 50/85 (2006.01)

(52) **U.S. Cl.**
CPC *H10N 50/80* (2023.02); *G11C 11/161*
(2013.01); *H10N 50/01* (2023.02); *H01F*
10/3254 (2013.01); *H01F 41/32* (2013.01);
H10N 50/85 (2023.02)

(57) **ABSTRACT**

A method for fabricating a semiconductor device includes the steps of: forming a first inter-metal dielectric (IMD) layer on a substrate; forming a contact hole in the first IMD layer; forming a bottom electrode layer in the contact hole; forming a magnetic tunneling junction (MTJ) stack on the bottom electrode layer; and removing the MTJ stack and the bottom electrode layer to form a MTJ on a bottom electrode. Preferably, the bottom electrode protrudes above a top surface of the first IMD layer.

(63) Continuation of application No. 16/882,552, filed on May 25, 2020, now Pat. No. 11,968,906.

Apr. 29, 2020 (CN) 202010354013.4

