

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2022/0368320 A1

Nov. 17, 2022 (43) **Pub. Date:**

(54) VOLTAGE ADJUST CIRCUIT AND **OPERATION METHOD THEREOF**

(71) Applicant: AU Optronics Corporation, Hsin-Chu

Inventors: Yi-Chen LU, HSIN-CHU (TW); Hsu-Chi LI, HSIN-CHU (TW); Yi-Jan CHEN, HSIN-CHU (TW); Boy-Yiing JAW, HSIN-CHU (TW); Chin-Tang CHUANG, HSIN-CHU (TW); Chung-Hung CHEN, HSIN-CHU

(TW)

(21) Appl. No.: 17/516,730

(22)Filed: Nov. 2, 2021

(30)Foreign Application Priority Data

May 12, 2021 (TW) 110117123

Publication Classification

(51) Int. Cl. H03K 5/02 (2006.01)H03K 19/0175 (2006.01)

U.S. Cl. CPC H03K 5/02 (2013.01); H03K 19/017509 (2013.01)

(57)**ABSTRACT**

The disclosure provides a voltage adjust circuit. The voltage adjust circuit includes a buffer circuit, a bias circuit, a level shifter and a cross voltage limit circuit. The buffer circuit includes a plurality of pull-up transistors and a plurality of pull-down transistors. The pull-up transistors coupled in series between an output terminal of the circuit and a high voltage system terminal. The pull-down transistors coupled in series between the output terminal and a low voltage system terminal. The cross voltage limit circuit is configured to limit transient and static bias voltages across two terminals of the pull-up transistors or the pull-down transistors.

