



US 20240213947A1

(19) **United States**

(12) **Patent Application Publication**
Levinger et al.

(10) **Pub. No.: US 2024/0213947 A1**

(43) **Pub. Date: Jun. 27, 2024**

(54) **EDGE COMBINING SUB-HARMONIC
N-PATH FILTER**

Publication Classification

(51) **Int. Cl.**
H03H 7/01 (2006.01)

(52) **U.S. Cl.**
CPC **H03H 7/1758** (2013.01)

(71) Applicant: **Intel Corporation**, Santa Clara, CA
(US)
(72) Inventors: **Run Levinger**, Tel Aviv (IL);
SOUMYA GUPTA, Corvallis, OR
(US); **SASHANK
KRISHNAMURTHY**, Hillsboro, OR
(US); **Ashoke Ravi**, Portland, OR (US);
Ofir Degani, Haifa (IL)

(57) **ABSTRACT**

A filter includes a plurality of filtering paths. The plurality of filtering paths is driven by a corresponding plurality of local oscillator (LO) signals associated with an LO frequency. Each of the LO signals has a phase of a plurality of phases. Each filtering path of the plurality of filtering paths includes a plurality of signal generation branches. The plurality of signal generation branches is configured to receive a harmonic LO signal based on a fraction of the LO frequency, and generate an LO signal of the corresponding plurality of LO signals associated with the LO frequency using the harmonic LO signal.

(21) Appl. No.: **18/088,928**

(22) Filed: **Dec. 27, 2022**

