

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0213315 A1 Frougier et al.

Jun. 27, 2024

(43) **Pub. Date:**

(54) GATE-ALL-AROUND TRANSISTORS WITH CLADDED SOURCE/DRAIN REGIONS

(71) Applicant: International Business Machines Corporation, Armonk, NY (US)

(72) Inventors: Julien Frougier, Albany, NY (US); Ruilong Xie, Niskayuna, NY (US); Andrew M. Greene, Slingerlands, NY (US); Curtis S. Durfee, Schenectady, NY (US); Oleg Gluschenkov, Tannersville, NY (US); Andrew Gaul, Halfmoon, NY (US)

Appl. No.: 18/087,990

(22) Filed: Dec. 23, 2022

Publication Classification

(51) Int. Cl. H01L 29/06 (2006.01)H01L 29/08 (2006.01)H01L 29/10 (2006.01)(2006.01) H01L 29/423

(52) U.S. Cl.

CPC *H01L 29/0665* (2013.01); *H01L 29/0847* (2013.01); *H01L 29/1037* (2013.01); *H01L* 29/1095 (2013.01); H01L 29/42392 (2013.01)

(57)ABSTRACT

A semiconductor structure includes a gate region, a source/ drain region, and a nanosheet semiconductor layer extending continuously across the gate region and the source/drain region. The nanosheet semiconductor layer includes a first portion in the gate region and a second portion in the source/drain region. The source/drain region includes a cladded epitaxial layer wrapping around the second portion of the nanosheet semiconductor layer.

