

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2023/0231746 A1 Deptuch et al.

Jul. 20, 2023 (43) **Pub. Date:**

(54) USER-CONFIGURABLE HIGH-SPEED LINE DRIVER

(71) Applicant: Brookhaven Science Associates, LLC, Upton, NY (US)

Inventors: Grzegorz W. Deptuch, Great Neck, NY (US); Nicholas Benjamin St. John, East Patchogue, NY (US); Soumyajit

Mandal, Merrick, NY (US)

(21) Appl. No.: 18/151,171

(22) Filed: Jan. 6, 2023

Related U.S. Application Data

(60) Provisional application No. 63/297,198, filed on Jan. 6, 2022.

Publication Classification

(51) Int. Cl. H04L 25/03 (2006.01)H04L 7/033 (2006.01)

(52) U.S. Cl.

CPC H04L 25/03038 (2013.01); H04L 7/0331 $(2013.01);\, H04L\,\, 2025/03477\,\, (2013.01);\, H04L\,\,$ 2025/03509 (2013.01)

(57)**ABSTRACT**

An adaptive line driver circuit configured to transmit a signal over a wired link includes a delay-locked loop (DLL) circuit, which includes a phase detector (PD) circuit, charge pump (CP) circuit, and voltage-controlled delay line (VCDL) circuit operatively coupled together. The delaylocked loop circuit provides pre-emphasis and feed-forward equalization of the signal. The delay locked loop circuit also provides a user-configurable parameter including at least one of pre-data tap amplitude, data tap amplitude, post-data tap amplitude, pre-data tap duration, post-data tap duration, pre-data tap quantity, and post-data tap quantity. The adaptive line driver circuit further includes a source-series terminated (SST) driver circuit operatively coupled to the delay-locked loop circuit.

