

# (19) United States

# (12) Patent Application Publication (10) Pub. No.: US 2024/0223196 A1 Vankayala

(43) **Pub. Date:** 

Jul. 4, 2024

## (54) DIVIDED QUAD CLOCK-BASED INTER-DIE **CLOCKING IN A THREE-DIMENSIONAL** STACKED MEMORY DEVICE

(71) Applicant: Micron Technology, Inc., Boise, ID (US)

Vijayakrishna J. Vankayala, Allen, TX (72)Inventor: (US)

(21) Appl. No.: 18/607,999

(22)Filed: Mar. 18, 2024

# Related U.S. Application Data

(63) Continuation of application No. 17/723,692, filed on Apr. 19, 2022, now Pat. No. 11,955,981.

### **Publication Classification**

(51) Int. Cl. H03L 7/191 (2006.01)G11C 7/10 (2006.01)H03K 19/20 (2006.01)H03L 7/197 (2006.01)

## (52) U.S. Cl. CPC ...... H03L 7/191 (2013.01); G11C 7/1039 (2013.01); H03K 19/20 (2013.01); H03L 7/1976 (2013.01)

#### (57)**ABSTRACT**

A memory device includes a clock input configured to receive a clock from a host device. The memory device also includes a command input configured to receive command and address bits from the host device. The memory device further includes multiple die stacked in a three-dimensional stack. A first die of the plurality of die includes a first plurality of memory cells and first local control circuitry. The first local circuitry includes division circuitry configured to receive the clock from the clock input, generate a divided clock having a lower frequency than that of the clock, and generate multiple clocks from the divided clock with each of the multiple clocks having a lower frequency than the divided clock. The memory device also includes one or more transmitters configured to transmit the multiple clocks using inter-die interconnects between the multiple die.

