



US 20240215238A1

(19) **United States**(12) **Patent Application Publication**
LI et al.(10) **Pub. No.: US 2024/0215238 A1**(43) **Pub. Date: Jun. 27, 2024**(54) **THREE-DIMENSIONAL NAND MEMORY
DEVICE AND METHOD OF FORMING THE
SAME****Publication Classification**(51) **Int. Cl.**
H10B 43/27 (2006.01)(52) **U.S. Cl.**
CPC H01L 27/11582 (2013.01)(71) Applicant: **Yangtze Memory Technologies Co.,
Ltd., Wuhan (CN)**(72) Inventors: **Beibei LI**, Wuhan (CN); **SiMin LIU**,
Wuhan (CN); **Wei XU**, Wuhan (CN);
Bin YUAN, Wuhan (CN); **Bo XU**,
Wuhan (CN); **Yali GUO**, Wuhan (CN);
Zongke XU, Wuhan (CN); **Jiajia WU**,
Wuhan (CN); **ZongLiang HUO**, Wuhan
(CN); **Lei XUE**, Wuhan (CN)(73) Assignee: **Yangtze Memory Technologies Co.,
Ltd., Wuhan (CN)**(21) Appl. No.: **18/090,872**(22) Filed: **Dec. 29, 2022**(30) **Foreign Application Priority Data**

Dec. 21, 2022 (CN) 202211651082.7

(57) **ABSTRACT**

A semiconductor device includes decks stacked over a semiconductor layer in a vertical direction. Each deck includes alternating word line layers and insulating layers. A gate line structure (GLS) extends through the word line layers and the insulating layers of the decks. A channel structure extends through the word line layers and the insulating layers of the decks. A sidewall of the GLS is discontinuous at a border between two neighboring decks, and a sidewall of the channel structure is discontinuous at an interface between two neighboring decks. The GLS includes a first GLS that includes a gate line slit, a second GLS that includes sub-GLSs spaced apart from each other in a horizontal direction, or a combination thereof.

