

## (19) United States

## (12) Patent Application Publication (10) Pub. No.: US 2024/0178839 A1 KONG et al.

May 30, 2024 (43) **Pub. Date:** 

## (54) BIDIRECTIONAL I/O CIRCUIT AND INTEGRATED CIRCUIT INCLUDING BIDIRECTIONAL I/O CIRCUIT

(52) U.S. Cl. CPC ..... H03K 19/00361 (2013.01); H03K 17/102 (2013.01); H03K 19/018521 (2013.01)

(71) Applicant: KEY FOUNDRY CO., LTD., Cheongju-si (KR)

(57)**ABSTRACT** 

Inventors: Wanchul KONG, Gwangju-si (KR);

Jungho KIM, Seoul (KR)

Assignee: KEY FOUNDRY CO., LTD., (73)Cheongju-si (KR)

Appl. No.: 18/483,611 (21)

(22)Filed: Oct. 10, 2023

(30)Foreign Application Priority Data

Nov. 29, 2022 (KR) ...... 10-2022-0163258

## **Publication Classification**

(51) Int. Cl.

(2006.01)H03K 19/003 H03K 17/10 (2006.01)H03K 19/0185 (2006.01) A bidirectional I/O circuit includes an output post driver configured to control an output signal of a bidirectional pad during a normal mode, a floating N-well network configured to apply a VDD-level bias to the output post driver based on an input signal of the bidirectional pad during a power down mode, and a post driver control circuit configured to set an input voltage level of the output post driver to a VDD level during the power down mode to prevent a leakage current path from being formed through the output post driver. A parasitic diode is formed between the drain of the first PMOS transistor and an N-well of the first PMOS transistor. The N-well of the first PMOS transistor is connected to the floating N-well network, and the source and the N-well of the first PMOS transistor are not physically connected to each other.

