



US 20240215266A1

(19) **United States**

(12) **Patent Application Publication**
Senapati et al.

(10) **Pub. No.: US 2024/0215266 A1**

(43) **Pub. Date: Jun. 27, 2024**

(54) **RESISTIVE RANDOM ACCESS MEMORY
ON A BURIED BITLINE**

Publication Classification

(71) Applicant: **International Business Machines
Corporation**, Armonk, NY (US)

(51) **Int. Cl.**
H10B 63/00 (2006.01)

(72) Inventors: **Biswanath Senapati**, Mechanicville,
NY (US); **Nicholas Anthony Lanzillo**,
Wynantskill, NY (US); **Lawrence A.
Clevenger**, Saratoga Springs, NY (US);
Albert M. Chu, Nashua, NH (US);
Ruilong Xie, Niskayuna, NY (US);
Seiji Munetoh, Tokyo (JP)

(52) **U.S. Cl.**
CPC **H10B 63/80** (2023.02); **H10B 63/30**
(2023.02)

(57) **ABSTRACT**

A semiconductor structure is provided that includes a resistive random access memory located on a surface of a bitline that is embedded in a shallow trench isolation structure. The structure can further include a source line that is present above the bitline or embedded in the shallow trench isolation structure.

(21) Appl. No.: **18/069,769**

(22) Filed: **Dec. 21, 2022**

