

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2022/0368332 A1

(43) **Pub. Date:**

Nov. 17, 2022

(54) CLOCK SYNTHESIZER

(71) Applicant: Taiwan Semiconductor

Manufacturing Company, Ltd.,

Hsinchu (TW)

Inventor: Wei Shuo LIN, Hsinchu (TW)

Appl. No.: 17/566,156

Dec. 30, 2021 (22) Filed:

Related U.S. Application Data

Provisional application No. 63/188,727, filed on May 14, 2021.

Publication Classification

(51) Int. Cl.

H03L 7/083 (2006.01)H03L 7/081 (2006.01)H03L 7/187 (2006.01)

H03L 7/099 (2006.01)(2006.01)H03K 3/017

U.S. Cl.

CPC H03L 7/083 (2013.01); H03L 7/0818 (2013.01); H03L 7/187 (2013.01); H03L 7/0998 (2013.01); H03K 3/017 (2013.01)

(57)**ABSTRACT**

A clock synthesizer is provided. The Clock synthesizer includes a Phase Locked Loop (PLL) configured to generate a clock signal based on a reference signal. A clock buffer is connected to the PLL. The clock buffer stores the clock signal. A Duty Cycle Controller and Phase Interpolator (DCCPI) circuit is connected to the clock buffer. The DCCPI circuit receives the clock signal from the clock buffer, adjusts a duty cycle of the clock signal to substantially equal to 50%, performs phase interpolation on the clock signal, and provides the clock signal as an output after adjusting the duty cycle substantially equal to 50% and performing the phase interpolation.

