

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0179908 A1

May 30, 2024 (43) **Pub. Date:**

(54) THREE-DIMENSIONAL MEMORY DEVICE INCLUDING A MID-STACK SOURCE LAYER AND METHODS FOR FORMING THE SAME

(71) Applicant: SANDISK TECHNOLOGIES LLC,

ADDISON, TX (US)

Inventors: Naohiro HOSODA, Yokkaichi (JP);

Kazuki ISOZUMI, Yokkaichi (JP); Masanori TSUTSUMI, Yokkaichi (JP)

Appl. No.: 18/353,621

(22)Filed: Jul. 17, 2023

Related U.S. Application Data

(60) Provisional application No. 63/385,311, filed on Nov. 29, 2022.

Publication Classification

(51) **Int. Cl.** H10B 43/27 (2006.01)H01L 23/00 (2006.01)H01L 25/00 (2006.01)H01L 25/065 (2006.01)H01L 25/18 (2006.01)H10B 41/27 (2006.01)H10B 41/35 (2006.01) H10B 43/35 (2006.01)H10B 80/00 (2006.01)

(52) U.S. Cl.

CPC H10B 43/27 (2023.02); H01L 24/08 (2013.01); H01L 24/80 (2013.01); H01L 25/0657 (2013.01); H01L 25/18 (2013.01); H01L 25/50 (2013.01); H10B 41/27 (2023.02); H10B 41/35 (2023.02); H10B 43/35 (2023.02); H10B 80/00 (2023.02); H01L 2224/08145 (2013.01); H01L 2224/80006 (2013.01); H01L 2224/80895 (2013.01); H01L 2224/80896 (2013.01); H01L 2924/1431 (2013.01); H01L 2924/14511 (2013.01)

(57)ABSTRACT

A memory device includes a first-tier alternating stack of first insulating layers and first electrically conductive layers, a source layer overlying the first-tier alternating stack, a second-tier alternating stack of second insulating layers and second electrically conductive layers overlying the source layer, a memory opening vertically extending through the first-tier alternating stack, the source layer, and the secondtier alternating stack, and a memory opening fill structure located in the memory opening. The memory opening fill structure includes a vertical semiconductor channel that extends through the first-tier alternating stack, the source layer, and the second-tier alternating stack. The vertical semiconductor channel has sidewall in contact with the source layer.

