US 20220416796A1

(19) **United States**

(12) **Patent Application Publication** (10) **Pub. No.: US 2022/0416796 A1**

Agrawal et al. (43) **Pub. Date: Dec. 29, 2022**

(54) **INITIALIZATION CIRCUIT OF DELAY LOCKED LOOP**

(71) Applicant: **NXP B.V.**, Eindhoven (NL)

(72) Inventors: **Gaurav Agrawal**, Aligarh (IN); **Deependra Kumar Jain**, Noida (IN); **Krishna Thakur**, GautamBudh Nagar (IN)

(21) Appl. No.: **17/304,628**

(22) Filed: **Jun. 23, 2021**

Publication Classification

(51) **Int. Cl.**

H03L 7/10 (2006.01)

H03L 7/081 (2006.01)

(52) **U.S. Cl.**

CPC ***H03L 7/10*** (2013.01); ***H03L 7/0816*** (2013.01); *H03L 7/0891* (2013.01)

(57) **ABSTRACT**

An initialization circuit of a delay locked loop (DLL) includes a sense circuit and a control circuit. The sense circuit receives an enable signal, a reference clock signal, and various delayed reference clock signals, and outputs another enable signal. The control circuit receives the two enable signals and outputs and provides a control signal to a loop filter of the DLL to control a delay value associated with the DLL. The control signal is provided to the loop filter such that the delay value associated with the DLL equals a predetermined delay value for a predetermined time duration. Further, after a lapse of the predetermined time duration, the delay value associated with the DLL increases until a difference between a time period of the reference clock signal and the delay value equals a threshold value.