

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0213154 A1 SHRIDHARAN et al.

Jun. 27, 2024 (43) **Pub. Date:**

(54) INTERNAL NODE JUMPER FOR MEMORY BIT CELLS

(71) Applicant: Intel Corporation, Santa Clara, CA

(72) Inventors: Smita SHRIDHARAN, Beaverton, OR (US); Zheng GUO, Portland, OR (US); Eric A. KARL, Portland, OR (US); George SHCHUPAK, Zviya (IL); Tali KOSINOVSKY, Haifa (IL)

(21) Appl. No.: 18/599,049

(22) Filed: Mar. 7, 2024

Related U.S. Application Data

(63) Continuation of application No. 18/119,225, filed on Mar. 8, 2023, now Pat. No. 11,973,032, which is a continuation of application No. 17/524,665, filed on Nov. 11, 2021, now Pat. No. 11,640,939, which is a continuation of application No. 16/604,807, filed on Oct. 11, 2019, now Pat. No. 11,205,616, filed as application No. PCT/US2017/038389 on Jun. 20, 2017.

Publication Classification

(51) Int. Cl. H01L 23/528 (2006.01)H01L 23/535 (2006.01)H01L 27/092 (2006.01)H10B 10/00 (2006.01)

(52) U.S. Cl.

CPC H01L 23/528 (2013.01); H01L 23/535 (2013.01); H01L 27/0924 (2013.01); H10B 10/12 (2023.02)

(57)ABSTRACT

Memory bit cells having internal node jumpers are described. In an example, an integrated circuit structure includes a memory bit cell on a substrate. The memory bit cell includes first and second gate lines parallel along a second direction of the substrate. The first and second gate lines have a first pitch along a first direction of the substrate, the first direction perpendicular to the second direction. First, second and third interconnect lines are over the first and second gate lines. The first, second and third interconnect lines are parallel along the second direction of the substrate. The first, second and third interconnect lines have a second pitch along the first direction, where the second pitch is less than the first pitch. One of the first, second and third interconnect lines is an internal node jumper for the memory bit cell.

