



US 20220352856A1

(19) **United States**(12) **Patent Application Publication**
MIURA(10) **Pub. No.: US 2022/0352856 A1**(43) **Pub. Date: Nov. 3, 2022**(54) **BIAS CIRCUIT, AMPLIFIER, AND BIAS
VOLTAGE CONTROLLING METHOD****Publication Classification**(51) **Int. Cl.**
H03F 3/19 (2006.01)
(52) **U.S. Cl.**
CPC **H03F 3/19** (2013.01)(71) Applicant: **NEC Corporation**, Minato-ku, Tokyo
(JP)(72) Inventor: **Takuma MIURA**, Tokyo (JP)(73) Assignee: **NEC Corporation**, Minato-ku, Tokyo
(JP)(21) Appl. No.: **17/640,590**(22) PCT Filed: **Jun. 11, 2020**(86) PCT No.: **PCT/JP2020/022942**

§ 371 (c)(1),

(2) Date: **Mar. 4, 2022**(30) **Foreign Application Priority Data**

Sep. 9, 2019 (JP) 2019-163718

(57) **ABSTRACT**

A bias circuit according to an example embodiment includes a first power source configured to generate a first gate voltage that puts an amplifying transistor in an on state; a voltage generating circuit configured to generate a second gate voltage by use of the first gate voltage input from the first power source, the second gate voltage putting the amplifying transistor in an off state; a first switching circuit configured to switch between the first gate voltage input to a first input terminal and the second gate voltage input to a second input terminal and to output the first gate voltage or the second gate voltage, based on a changeover signal related to on/off control of the amplifying transistor; and a voltage output terminal configured to output the gate voltage output from the first switching circuit to the amplifying transistor.

