

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0214134 A1 Aziz et al.

Jun. 27, 2024 (43) **Pub. Date:**

(54) ADAPTING FORWARD ERROR **CORRECTION (FEC) OR LINK** PARAMETERS FOR IMPROVED POST-FEC PERFORMANCE

(71) Applicant: NVIDIA Corporation, Santa Clara, CA

(72) Inventors: Pervez Mirza Aziz, Dallas, TX (US); Vishnu Balan, Saratoga, CA (US); Rohit Rathi, Milpitas, CA (US)

(21) Appl. No.: 18/112,406

(22) Filed: Feb. 21, 2023

Related U.S. Application Data

(60) Provisional application No. 63/434,753, filed on Dec. 22, 2022.

Publication Classification

(51) Int. Cl. H04L 1/20 (2006.01)H04L 1/00 (2006.01)

U.S. Cl. (52)CPC H04L 1/203 (2013.01); H04L 1/0045 (2013.01); H04L 1/0071 (2013.01)

(57)ABSTRACT

Technologies for optimizing post-FEC bit error rate performance of a Forward Error Correction (FEC) system are described. A controller is coupled to an FEC circuit and a receiver circuit. The controller receives FEC symbol error data from the receiver circuit and determines, using the FEC symbol error data, a post-FEC correlated performance metric indicative of an estimated post-FEC BER of the FEC circuit. The controller adjusts, based on the post-FEC correlated performance metric, at least one of a FEC parameter of the FEC circuit or a link parameter of the receiver circuit to decrease the estimated post-FEC BER. This improves the post-FEC BER performance of the FEC circuit.

