

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2023/0231051 A1 Hsu et al.

Jul. 20, 2023 (43) **Pub. Date:**

(54) **SEMICONDUCTOR DEVICE**

(71) Applicant: UNITED MICROELECTRONICS CORP., Hsin-Chu City (TW)

(72) Inventors: Chia-Jhe Hsu, Kaohsiung City (TW);

Che-Yi Ho, Chiayi County (TW)

Assignee: UNITED MICROELECTRONICS CORP., Hsin-Chu City (TW)

(21)Appl. No.: 17/672,733

(22)Filed: Feb. 16, 2022

(30)Foreign Application Priority Data

Jan. 19, 2022 (CN) 202210059312.4

Publication Classification

(51) Int. Cl. H01L 29/78 (2006.01)H01L 29/08 (2006.01)

H01L 29/165 (2006.01)H01L 21/02 (2006.01)

(52) U.S. Cl.

CPC H01L 29/7848 (2013.01); H01L 29/0847 (2013.01); H01L 29/165 (2013.01); H01L 21/0245 (2013.01); H01L 21/02502 (2013.01); H01L 21/0251 (2013.01); H01L 21/02532 (2013.01); H01L 21/0262 (2013.01); H01L 21/02639 (2013.01)

(57)**ABSTRACT**

A semiconductor device includes a gate structure on a substrate and an epitaxial layer adjacent to the gate structure, in which the epitaxial layer includes a first buffer layer, a second buffer layer on the first buffer layer, a bulk layer on the second buffer layer, a first cap layer on the bulk layer, and a second cap layer on the first cap layer. Preferably, the bottom surface of the first buffer layer includes a linear surface, a bottom surface of the second buffer layer includes a curve, and the second buffer layer includes a linear sidewall.

