

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2023/0231034 A1 Rueda et al.

(43) **Pub. Date:**

Jul. 20, 2023

(54) LDMOS TRANSISTOR WITH IMPLANT ALIGNMENT SPACERS

(71) Applicant: **NXP USA, INC.**, AUSTIN, TX (US)

(72) Inventors: **Hernan Rueda**, Chandler, AZ (US); Rodney Arlan Barksdale, Buda, TX (US); Stephen C. Chew, Dripping Springs, TX (US); Martin Garcia, Buda, TX (US); Wayne Geoffrey

Risner, Austin, TX (US)

(21) Appl. No.: 18/190,452

(22) Filed: Mar. 27, 2023

Related U.S. Application Data

(62) Division of application No. 17/316,091, filed on May 10, 2021, now Pat. No. 11,664,443.

Publication Classification

(51) Int. Cl.

H01L 29/66 (2006.01)H01L 29/08 (2006.01) H01L 29/40 (2006.01)(2006.01)H01L 29/78

(52) U.S. Cl.

CPC H01L 29/66689 (2013.01); H01L 29/086 (2013.01); H01L 29/0878 (2013.01); H01L 29/401 (2013.01); H01L 29/402 (2013.01); H01L 29/66553 (2013.01); H01L 29/6656 (2013.01); H01L 29/7816 (2013.01)

(57)**ABSTRACT**

A Laterally Diffused Metal Oxide Semiconductor (LDMOS) transistor with implant alignment spacers includes a gate stack comprising a first nitride layer. The first nitride layer is formed on a silicon layer. The gate stack is separated from a substrate by a first oxide layer. The gate stack includes a polysilicon layer formed from the silicon layer, and a second oxide layer is formed on a sidewall of the polysilicon layer. A drain region of the LDMOS transistor is implanted with a first implant aligned to a first edge formed by the second oxide layer. A second nitride layer conformingly covers the second oxide layer. A nitride etch-stop layer conformingly covers the second nitride layer.

