



US 20240213261A1

(19) **United States**

(12) **Patent Application Publication**
WEI et al.

(10) **Pub. No.: US 2024/0213261 A1**

(43) **Pub. Date: Jun. 27, 2024**

(54) **DISPLAY PANEL AND DISPLAY DEVICE**

H10K 59/121 (2006.01)

H10K 59/131 (2006.01)

(71) Applicants: **CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.**, Sichuan (CN); **BOE TECHNOLOGY GROUP CO., LTD.**, Beijing (CN)

(52) **U.S. Cl.**

CPC **H01L 27/124** (2013.01); **G09G 3/3233** (2013.01); **H01L 27/1225** (2013.01); **G09G 2300/0426** (2013.01); **G09G 2300/0819** (2013.01); **G09G 2300/0842** (2013.01); **G09G 2310/08** (2013.01); **H10K 59/1213** (2023.02); **H10K 59/131** (2023.02)

(72) Inventors: **Feng WEI**, Beijing (CN); **Binyan WANG**, Beijing (CN); **Tianyi CHENG**, Beijing (CN); **Meng LI**, Beijing (CN)

(21) Appl. No.: **17/912,121**

(57)

ABSTRACT

(22) PCT Filed: **Jun. 10, 2021**

A display panel includes a pixel driving circuit, where the pixel driving circuit includes a driving transistor (T3) and a first transistor (T1), a first electrode of the first transistor (T1) is connected to a gate of the driving transistor (T3), a second electrode thereof is connected to a first initial signal line (Vinit1), the driving transistor (T3) is a P-type low temperature polysilicon transistor, and the first transistor (T1) is an N-type oxide transistor. The display panel further includes: a base substrate, a second conductive layer, a second active layer, a third conductive layer, and a fourth conductive layer.

(86) PCT No.: **PCT/CN2021/099484**

§ 371 (c)(1),

(2) Date: **Dec. 15, 2022**

Publication Classification

(51) **Int. Cl.**

H01L 27/12 (2006.01)

G09G 3/3233 (2006.01)

