



(12) **Patent Application Publication**  
**Fon et al.**

(10) **Pub. No.: US 2022/0385299 A1**  
(43) **Pub. Date: Dec. 1, 2022**

## Publication Classification

(51) **Int. Cl.**  
*H03M 1/38* (2006.01)  
*H03K 19/17736* (2006.01)  
*H03M 1/12* (2006.01)

(52) **U.S. Cl.**  
CPC ..... *H03M 1/38* (2013.01); *H03K 19/1774*  
(2013.01); *H03M 1/125* (2013.01)

(57) **ABSTRACT**

A circuit portion comprising a clock domain is disclosed. A first clock is arranged to clock components in the clock domain. An analogue to digital converter is clocked by a second clock with a duty cycle. The second clock is derived from the first clock. The analogue to digital converter is arranged to output a feedback signal upon finishing a conversion of a sample, and the feedback signal is arranged to control the duty cycle.

(22) Filed: **May 25, 2022**

(30) **Foreign Application Priority Data**

May 26, 2021 (GB) ..... 2107505.6

