

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2023/0230912 A1 CHEN et al.

Jul. 20, 2023 (43) **Pub. Date:**

(54) ELECTRONIC PACKAGE AND SUBSTRATE STRUCTURE THEREOF

(71) Applicant: SILICONWARE PRECISION

INDUSTRIES CO., LTD., Taichung

(72) Inventors: Wan-Rou CHEN, Research Triangle

Park, NC (US); Yi-Wen LIU, Research Triangle Park, NC (US); Hsiu-Jung LI, Research Triangle Park, NC (US); Yi-Chen CHI, Taichung (TW); Tsung-Li

LIN, Taichung (TW)

(73) Assignee: SILICONWARE PRECISION

INDUSTRIES CO., LTD., Taichung

(TW)

Appl. No.: 18/063,377

(22)Filed: Dec. 8, 2022

(30)Foreign Application Priority Data

Jan. 20, 2022 (TW) 111102405

Publication Classification

(51) Int. Cl.

H01L 23/498 (2006.01)(2006.01)H01L 25/16 H01L 23/00 (2006.01)

(52) U.S. Cl.

CPC H01L 23/49838 (2013.01); H01L 24/16 (2013.01); **H01L 25/16** (2013.01); H01L 24/32 (2013.01); H01L 24/73 (2013.01); H01L 2224/16227 (2013.01); H01L 2224/32225 (2013.01); H01L 2224/73204 (2013.01)

(57)**ABSTRACT**

An electronic package is provided, which includes a substrate structure and an electronic element and a passive element disposed on the substrate structure, where a die placement area and a functional area separated from each other are defined on a surface of a substrate body of the substrate structure, so that a routing layer is arranged with linear conductive traces with a smaller width in the die placement area, and a sheet-shaped circuit with a larger width and electrically connected to the linear conductive traces is arranged in the functional area, so as to reduce a metal area on the surface of the substrate body, thereby avoiding the problem of warpage caused by stress concentration in the die placement area.

