



(54) **COMPUTE DATAFLOW ARCHITECTURE**

(71) Applicant: **XILINX, INC.**, San Jose, CA (US)

(72) Inventors: **Steven P. YOUNG**, Boulder, CO (US);
Brian C. GAIDE, Erie, CO (US)

G06F 8/40 (2006.01)
H03K 19/17736 (2006.01)

(52) **U.S. Cl.**
CPC *H03K 19/17748* (2013.01); *G06F 1/10* (2013.01); *G06F 8/40* (2013.01); *H03K 19/17736* (2013.01)

(21) Appl. No.: **17/876,456**

(22) Filed: **Jul. 28, 2022**

Related U.S. Application Data

(62) Division of application No. 16/857,090, filed on Apr. 23, 2020, now Pat. No. 11,451,230.

Publication Classification

(51) **Int. Cl.**
H03K 19/17748 (2006.01)
G06F 1/10 (2006.01)

(57) **ABSTRACT**

An example integrated circuit includes an array of circuit tiles; interconnect coupling the circuit tiles in the array, the interconnect including interconnect tiles each having a plurality of connections that include at least a connection to a respective one of the circuit tiles and a connection to at least one other interconnect tile; and a plurality of local crossbars in each of the interconnect tiles, the plurality of local crossbars coupled to form a non-blocking crossbar, each of the plurality of local crossbars including handshaking circuitry for asynchronous communication.

