

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0179884 A1 FUJIWARA et al.

May 30, 2024 (43) **Pub. Date:**

(54) SEMICONDUCTOR DEVICE AND METHOD FOR FORMING A SRAM MEMORY CELL **STRUCTURE**

(71) Applicant: Taiwan Semiconductor

Manufacturing Company, Ltd.,

Hsinchu (TW)

(72) Inventors: Hidehiro FUJIWARA, Hsinchu (TW);

Yi-Hsin NIEN, Hsinchu (TW); Hung-Jen LIAO, Hsinchu (TW)

(73) Assignee: Taiwan Semiconductor

Manufacturing Company, Ltd.,

Hsinchu (TW)

(21) Appl. No.: 18/430,661

(22) Filed: Feb. 2, 2024

Related U.S. Application Data

- (62) Division of application No. 17/410,860, filed on Aug. 24, 2021, now Pat. No. 11,910,587.
- (60) Provisional application No. 63/154,513, filed on Feb. 26, 2021.

Publication Classification

(51) Int. Cl.

H10B 10/00 (2023.01)

(52) U.S. Cl.

CPC H10B 10/18 (2023.02); H10B 10/12

(2023.02)

(57) **ABSTRACT**

An apparatus includes memory cells. A first memory cell of the memory cells includes a first write port laid out in a first doping region and a first read port laid out in a second doping region. The first read port is separated from the first write port by a second write port of a second memory cell of the memory cells.

