



US 20240213354A1

(19) **United States**

(12) **Patent Application Publication**  
**Fiorenza et al.**

(10) **Pub. No.: US 2024/0213354 A1**

(43) **Pub. Date: Jun. 27, 2024**

(54) **GALLIUM NITRIDE SUPERJUNCTION TRANSISTOR**

**H01L 29/40** (2006.01)

**H01L 29/778** (2006.01)

(71) Applicant: **Analog Devices, Inc.**, Wilmington, MA (US)

(52) **U.S. Cl.**

CPC ..... **H01L 29/66462** (2013.01); **H01L 21/046** (2013.01); **H01L 29/1608** (2013.01); **H01L 29/2003** (2013.01); **H01L 29/205** (2013.01); **H01L 29/402** (2013.01); **H01L 29/7786** (2013.01)

(72) Inventors: **James G. Fiorenza**, Carlisle, MA (US);  
**Guanghai Ding**, Bedford, MA (US);  
**Daniel Piedra**, Somerville, MA (US)

(21) Appl. No.: **18/069,824**

(57)

**ABSTRACT**

(22) Filed: **Dec. 21, 2022**

**Publication Classification**

(51) **Int. Cl.**

**H01L 29/66** (2006.01)

**H01L 21/04** (2006.01)

**H01L 29/16** (2006.01)

**H01L 29/20** (2006.01)

**H01L 29/205** (2006.01)

Techniques to increase the number of current paths (or “channels”) in a GaN transistor, without increasing the device area, thereby decreasing the on-resistance. In addition, this disclosure describes techniques to utilize back-side field management to improve the device’s performance. For example, the techniques can include using p-type implantation into the substrate, e.g., silicon carbide (SiC), as a field management tool to form a superjunction device, thereby increasing the effective field and reducing the on-resistance multiplied by the output charge (Qoss).

