



US 20240223183A1

(19) **United States**(12) **Patent Application Publication**  
**Sugimori**(10) **Pub. No.: US 2024/0223183 A1**(43) **Pub. Date: Jul. 4, 2024**(54) **INFORMATION PROCESSING DEVICE AND  
INFORMATION PROCESSING METHOD**(52) **U.S. Cl.**CPC ..... **H03K 17/223** (2013.01); **H03K 17/302**  
(2013.01); **H03K 2217/0036** (2013.01)(71) Applicant: **Sony Semiconductor Solutions  
Corporation, Kanagawa (JP)**(72) Inventor: **Yasufumi Sugimori, Kanagawa (JP)**

(57)

**ABSTRACT**(21) Appl. No.: **18/570,886**(22) PCT Filed: **Feb. 28, 2022**(86) PCT No.: **PCT/JP22/08259**

§ 371 (c)(1),

(2) Date: **Dec. 15, 2023**(30) **Foreign Application Priority Data**

Aug. 5, 2021 (JP) ..... 2021-129018

**Publication Classification**(51) **Int. Cl.****H03K 17/22** (2006.01)**H03K 17/30** (2006.01)

The present technology relates to an information processing device and an information processing method capable of reset with excellent robustness without a dedicated reset terminal being provided.

A built-in circuit is reset in a period of a first point of time to a second point of time, wherein an input signal input from a common input terminal into which a reset signal for instructing reset of the circuit and a signal of a different type from the reset signal are input is detected at the first point of time to have a first voltage or higher at which the input signal is determined to be the reset signal, and the reset signal is detected at the second point of time to have a second voltage or lower that is lower than the first voltage. This technology can be applied to a TWS earphone and the like.

