

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0213163 A1 Han

Jun. 27, 2024 (43) **Pub. Date:**

(54) INTERCONNECT DEVICE AND METHOD

(71) Applicant: Intel Corporation, Santa Clara, CA

Inventor: Jung Kyu Han, Chandler, AZ (US)

(21) Appl. No.: 18/089,417

Dec. 27, 2022 (22) Filed:

Publication Classification

(51) Int. Cl. H01L 23/535 (2006.01)H01L 23/00 (2006.01)H01L 23/538 (2006.01)H01L 23/544 (2006.01)

H01L 23/66 (2006.01)(2006.01) H01L 25/065

(52) U.S. Cl.

CPC H01L 23/535 (2013.01); H01L 23/5381 (2013.01); H01L 23/5386 (2013.01); H01L 23/544 (2013.01); H01L 23/66 (2013.01); H01L 24/16 (2013.01); H01L 24/32 (2013.01); H01L 25/0655 (2013.01); H01L 2224/165 (2013.01); H01L 2224/32225 (2013.01)

(57)ABSTRACT

An electronic device and associated methods are disclosed. In one example, the electronic device includes vertical connections with a layer including tin between the vertical connections and conductive traces. In selected examples, a layer including tin is used in conjunction with other interface layers. In selected examples, a layer including tin is used in all vertical connections.

