



US 20240213125A1

(19) **United States**

(12) **Patent Application Publication**
DIXIT

(10) **Pub. No.: US 2024/0213125 A1**

(43) **Pub. Date: Jun. 27, 2024**

(54) **EDGE-STRUCTURED LEADFRAME FOR
EMBEDDED DIE PACKAGING OF POWER
SEMICONDUCTOR DEVICES**

(52) **U.S. Cl.**
CPC *H01L 23/49565* (2013.01); *H01L 23/295*
(2013.01); *H01L 23/3107* (2013.01)

(71) Applicant: **GaN Systems Inc.**, Kanata (CA)

(57) **ABSTRACT**

(72) Inventor: **Abhinandan DIXIT**, Kanata (CA)


Embedded die packaging for high voltage, high temperature operation of power semiconductor switching devices is disclosed, wherein a power semiconductor die is mounted on a leadframe and embedded in laminated body comprising a layer stack of a plurality of dielectric layers and electrically conductive layers. Electrical connections between contact pads of the power semiconductor die and external contact pads of the package comprise conductive vias extending through the dielectric layers. Edges of the leadframe are structured to provide vertical and lateral interlocking of the leadframe with surrounding dielectric, e.g. by providing a leadframe having a laterally scalloped and vertically undercut edge structure. Edges of the leadframe may be beveled.

(21) Appl. No.: **18/085,684**

(22) Filed: **Dec. 21, 2022**

Publication Classification

(51) **Int. Cl.**
H01L 23/495 (2006.01)
H01L 23/29 (2006.01)
H01L 23/31 (2006.01)



Cross-section A-A