



US 20240235562A1

(19) **United States**

(12) **Patent Application Publication**
CHUNG et al.

(10) **Pub. No.: US 2024/0235562 A1**

(43) **Pub. Date: Jul. 11, 2024**

(54) **DEADLOCK RECOVERY CIRCUIT AND DEADLOCK RECOVERY METHOD, AND PLL CIRCUIT INCLUDING THE SAME**

(71) Applicant: **Magnachip Semiconductor, Ltd.**,
Cheongju-si (KR)

(72) Inventors: **Chel Ho CHUNG**, Cheongju-si (KR);
Gil Sung ROH, Cheongju-si (KR)

(73) Assignee: **Magnachip Semiconductor, Ltd.**,
Cheongju-si (KR)

(21) Appl. No.: **18/388,203**

(22) Filed: **Nov. 9, 2023**

(30) **Foreign Application Priority Data**

Jan. 5, 2023 (KR) 10-2023-0001552

Publication Classification

(51) **Int. Cl.**
H03L 7/099 (2006.01)
H03L 7/10 (2006.01)
H03L 7/24 (2006.01)
(52) **U.S. Cl.**
CPC **H03L 7/0992** (2013.01); **H03L 7/101**
(2013.01); **H03L 7/24** (2013.01)

(57) **ABSTRACT**

The present disclosure relates to a deadlock recovery unit for applying a one-shot pulse signal to restart a Voltage Controlled Oscillator (VCO) when the output clock signal of the VCO remains in a high state or a low state. The deadlock recovery unit includes a VCO clock monitoring unit for monitoring a clock signal of a voltage control oscillator; a pulse signal generating unit for outputting a one-shot pulse signal to reset the VCO when a clock signal is not counted; and a control signal generating unit for generating a VCO counter enable signal applied to the VCO clock monitoring unit and a detector clock signal applied to the pulse signal generating unit by using an externally supplied reference clock signal.

