

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0215463 A1 Sung

Jun. 27, 2024 (43) **Pub. Date:**

(54) MEMORY DEVICE, MEMORY INTEGRATED CIRCUIT AND MANUFACTURING METHOD **THEREOF**

(71) Applicant: Taiwan Semiconductor

Manufacturing Company, Ltd.,

Hsinchu (TW)

(72) Inventor: **Fu-Ting Sung**, Taoyuan City (TW)

Assignee: Taiwan Semiconductor

Manufacturing Company, Ltd.,

Hsinchu (TW)

(21) Appl. No.: 18/597,816

(22) Filed: Mar. 6, 2024

Related U.S. Application Data

(63) Continuation of application No. 17/857,156, filed on Jul. 4, 2022, now Pat. No. 11,950,523, which is a continuation of application No. 17/026,315, filed on Sep. 21, 2020, now Pat. No. 11,417,839.

Publication Classification

(51) Int. Cl.

H10N 70/00 (2006.01)H10B 63/00 (2006.01)H10N 70/20 (2006.01)

(52)U.S. Cl.

CPC H10N 70/841 (2023.02); H10B 63/30 (2023.02); H10B 63/80 (2023.02); H10N 70/023 (2023.02); H10N 70/063 (2023.02); H10N 70/24 (2023.02); H10N 70/826 (2023.02); H10N 70/8833 (2023.02); H10N 70/8836 (2023.02)

(57)ABSTRACT

A memory device, a memory integrated circuit and a manufacturing method of the memory device are provided. The memory device includes a composite bottom electrode, a top electrode and a resistance variable layer disposed between the composite bottom electrode and the top electrode. The composite bottom electrode includes a first bottom electrode and a second bottom electrode disposed over the first bottom electrode. A sidewall of the second bottom electrode is laterally recessed from sidewalls of the first bottom electrode layer and the resistance variable layer.

