

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2022/0393690 A1 Banin et al.

(43) **Pub. Date:**

Dec. 8, 2022

(54) SYSTEMS AND METHODS FOR CALIBRATING DIGITAL PHASE-LOCKED LOOPS

(71) Applicant: Intel Corporation, Santa Clara, CA (US)

(72) Inventors: Elan Banin, Raanana M (IL); Yaniv Cohen, Hod Hasharon (IL); Ofir Degani, Nes-Ammin (IL); Igal

Kushnir, Hod-Hasharon (IL)

(21) Appl. No.: 17/638,739

(22) PCT Filed: Dec. 28, 2019

(86) PCT No.: PCT/US2019/068847

§ 371 (c)(1),

(2) Date: Feb. 25, 2022

Publication Classification

(51) Int. Cl. H03L 7/099 (2006.01)H03L 7/093 (2006.01)G06F 1/08 (2006.01)

(52)U.S. Cl. H03L 7/0992 (2013.01); H03L 7/093 CPC (2013.01); **G06F 1/08** (2013.01)

(57) **ABSTRACT**

A clock generator calibration system can include a phasedlocked loop and a correction circuit. The PLL can generate an output clock signal, and the correction circuit can adjust a frequency signal of the PLL based on a digital signal of the PLL. The digital signal can be generated based on the adjusted frequency signal.

