



US 20240235551A9

(19) **United States**
(12) **Patent Application Publication**
Strittmatter et al.

(10) **Pub. No.: US 2024/0235551 A9**
(48) **Pub. Date: Jul. 11, 2024**
CORRECTED PUBLICATION

(54) **LEVEL CONVERTER**

Publication Classification

(71) Applicant: **Endress+Hauser SE+Co. KG**,
Maulburg (DE)
(72) Inventors: **Christian Strittmatter**, Rickenbach
(DE); **Simon Gerwig**, Schopfheim
(DE); **Harald Schäuble**, Lörrach (DE)

(51) **Int. Cl.**
H03K 19/018 (2006.01)
H03K 19/0175 (2006.01)
(52) **U.S. Cl.**
CPC **H03K 19/01806** (2013.01); **H03K**
19/017518 (2013.01)

(21) Appl. No.: **18/546,347**
(22) PCT Filed: **Jan. 27, 2022**
(86) PCT No.: **PCT/EP2022/051858**
§ 371 (c)(1),
(2) Date: **Aug. 14, 2023**

Prior Publication Data

(15) Correction of US 2024/0137021 A1 Apr. 25, 2024
See (86) PCT No.

(65) US 2024/0137021 A1 Apr. 25, 2024

Foreign Application Priority Data

Feb. 18, 2021 (DE) 10 2021 103 807.3

(57) **ABSTRACT**

The invention relates to a level converter for adjusting a first reference potential and/or a first communication voltage of a first component to a second reference potential and/or a second communication voltage of a second component, wherein the level converter is arranged between the first component and the second component, wherein the level converter has a first transistor with a downstream first resistor, wherein the level converter is configured in such a way that the second reference potential drops at the first resistor in a blocked state of the first transistor and that the second communication voltage drops at the first resistor in an open state of the first transistor.

