

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2022/0399905 A1 MASSON et al.

Dec. 15, 2022 (43) **Pub. Date:**

(54) ERROR CORRECTION CODE SYSTEM WITH AUGMENTED DETECTION **FEATURES**

(71) Applicant: NVIDIA CORPORATION, Santa

Clara, CA (US)

(72) Inventors: Eric MASSON, Fremont, CA (US);

Nagaraju BALASUBRAMANYA,

Fremont, CA (US)

(21) Appl. No.: 17/343,136

(22) Filed: Jun. 9, 2021

Publication Classification

(51) Int. Cl. H03M 13/29 G06F 11/10

(2006.01)(2006.01)

(52) U.S. Cl. CPC H03M 13/2906 (2013.01); G06F 11/1076 (2013.01)

(57)**ABSTRACT**

Various embodiments include an error correction code (ECC) system that provides protection against various errors in addition to data bit errors. In general, ECC codes protect against data bit errors, where one or more data bits in a data word contain the wrong value. The ECC code is based on the original data bits, such that a data bit error results in a data word that is inconsistent with the ECC code generated for and stored with the data word. The present embodiments generate ECC codes based on address information and/or sequencing information in addition to the data bits in the data word. As a result, the present embodiments detect bit errors in this address information and/or sequencing information. Such errors include write address decoding errors, read address decoding errors, write enable errors, and stale data errors.

