

## (19) United States

# (12) Patent Application Publication (10) Pub. No.: US 2024/0224415 A1 Luo et al.

Jul. 4, 2024 (43) **Pub. Date:** 

### (54) STRESS RELIEF FOR FLIP-CHIP PACKAGED DEVICES

(71) Applicant: Texas Instruments Incorporated,

Dallas, TX (US)

(72) Inventors: Tianyi Luo, Allen, TX (US); Osvaldo

Jorge Lopez, Annandale, NJ (US); Jonathan Almeria Noquil, Plano, TX (US); Satyendra Singh Chauhan, Murphy, TX (US); Bernardo Gallegos,

McKinney, TX (ÚS)

(21) Appl. No.: 18/603,099

(22) Filed: Mar. 12, 2024

### Related U.S. Application Data

- (62) Division of application No. 17/218,792, filed on Mar. 31, 2021, now Pat. No. 11,930,590.
- (60) Provisional application No. 63/132,910, filed on Dec. 31, 2020.

#### **Publication Classification**

(51) Int. Cl. H05K 1/02 (2006.01)H01L 21/50 (2006.01)H01L 21/60 (2006.01)(2006.01) H01L 23/00 H01L 23/538 (2006.01)

(52) U.S. Cl.

H05K 1/0271 (2013.01); H01L 21/50 CPC ..... (2013.01); H01L 23/5385 (2013.01); H01L 23/5386 (2013.01); H01L 24/14 (2013.01); H01L 2021/60097 (2013.01); H01L 2224/16225 (2013.01)

#### (57)**ABSTRACT**

In a described example, an apparatus includes: a package substrate having a planar die mount surface; recesses extending into the planar die mount surface; and a semiconductor device die flip chip mounted to the package substrate on the planar die mount surface, the semiconductor device die having post connects having proximate ends on bond pads on an active surface of the semiconductor device die, and extending to distal ends away from the semiconductor device die having solder bumps, wherein the solder bumps form solder joints to the package substrate within the recesses.

