



US 20220416735A1

(19) **United States**

(12) **Patent Application Publication**
AZAM et al.

(10) **Pub. No.: US 2022/0416735 A1**

(43) **Pub. Date: Dec. 29, 2022**

(54) **METHODS AND DEVICES FOR INCREASED
EFFICIENCY IN LINEAR POWER
AMPLIFIER**

(71) Applicant: **Intel Corporation**, Santa Clara, CA
(US)

(72) Inventors: **Ali AZAM**, Hillsboro, OR (US);
Wayne BALLANTYNE, Chandler, AZ
(US); **LiChung CHANG**, Hillsboro,
OR (US)

(21) Appl. No.: **17/358,019**

(22) Filed: **Jun. 25, 2021**

Publication Classification

(51) **Int. Cl.**
H03F 3/24 (2006.01)
H03F 1/32 (2006.01)

(52) **U.S. Cl.**

CPC **H03F 3/24** (2013.01); **H03F 1/32**
(2013.01); **H03F 2200/451** (2013.01); **H03F**
2200/102 (2013.01)

(57)

ABSTRACT

A power amplifier circuit including a plurality of analog power amplifiers configured to generate a output power for an output signal; at least one processor configured to: select a highest output power signal; determine an input signal power of a modulated signal; determine an output signal power based on the input signal power; compare the output signal power and the highest output power; and disable a subset of the plurality of analog power amplifiers based on the comparison, wherein a remainder of the plurality of analog power amplifiers are configured to generate the output signal power.

