



US 20240213975A1

(19) **United States**

(12) **Patent Application Publication**
Narayanasamy

(10) **Pub. No.: US 2024/0213975 A1**

(43) **Pub. Date: Jun. 27, 2024**

(54) **CIRCUIT AND SYSTEM FOR THE
REDUCTION OF VOLTAGE OVERSHOOT IN
POWER SWITCHES**

H03K 17/28 (2006.01)

H03K 17/60 (2006.01)

(52) **U.S. Cl.**

CPC **H03K 17/08** (2013.01); **H02M 1/08**
(2013.01); **H03K 17/06** (2013.01); **H03K**
17/28 (2013.01); **H03K 17/60** (2013.01)

(71) Applicant: **TEXAS INSTRUMENTS
INCORPORATED**, Dallas, TX (US)

(72) Inventor: **Navaneeth Kumar Narayanasamy**,
Sugarland, TX (US)

(57)

ABSTRACT

An electronic circuit for controlling a power switch having a gate input, includes a signal generator configured to generate a gate driver input signal. The gate driver input signal has a first voltage during a first period of time, a second voltage during a second period of time, and toggles between the first voltage and the second voltage during a third period of time. The electronic circuit also includes a gate driver configured to receive the gate driver input signal and to provide a gate driver output signal based on the gate driver input signal. The signal generator is configured to cause the gate driver input signal to toggle during the third period of time such that the gate driver output signal has a third voltage during the second period of time, and an intermediate voltage that is less than the third voltage during the third period of time.

(21) Appl. No.: **18/438,707**

(22) Filed: **Feb. 12, 2024**

Related U.S. Application Data

(63) Continuation of application No. 17/820,424, filed on
Aug. 17, 2022, now Pat. No. 11,901,881.

Publication Classification

(51) **Int. Cl.**

H03K 17/08 (2006.01)

H02M 1/08 (2006.01)

H03K 17/06 (2006.01)

