



US 20240215259A1

(19) **United States**

(12) **Patent Application Publication**  
**SATO et al.**

(10) **Pub. No.: US 2024/0215259 A1**

(43) **Pub. Date: Jun. 27, 2024**

(54) **MEMORY DEVICE**

**Publication Classification**

(71) Applicant: **Kioxia Corporation**, Tokyo (JP)

(51) **Int. Cl.**  
**H10B 61/00** (2006.01)

(72) Inventors: **Yuya SATO**, Fujisawa Kanagawa (JP);  
**Masakazu GOTO**, Moriya Ibaraki (JP);  
**Hiroki KAWAI**, Inazawa Aichi (JP);  
**Takeshi IWASAKI**, Kuwana Mie (JP);  
**Katsuyoshi KOMATSU**, Yokkaichi  
Mie (JP)

(52) **U.S. Cl.**  
CPC ..... **H10B 61/10** (2023.02)

(57) **ABSTRACT**

A memory device of embodiments includes a memory cell including: a first conductive layer; a second conductive layer; a third conductive layer provided between the first conductive layer and the second conductive layer; a switching layer provided between the first conductive layer and the third conductive layer; and a variable resistance layer provided between the third conductive layer and the second conductive layer. The switching layer contains antimony (Sb), a second element, and an oxide of a first element. The first element is at least one element selected from a group consisting of zirconium (Zr), hafnium (Hf), yttrium (Y), tantalum (Ta), lanthanum (La), cerium (Ce), magnesium (Mg), and titanium (Ti). The second element is at least one element selected from a group consisting of carbon (C), boron (B), nitrogen (N), silicon (Si), and tin (Sn).

(73) Assignee: **Kioxia Corporation**, Tokyo (JP)

(21) Appl. No.: **18/478,213**

(22) Filed: **Sep. 29, 2023**

(30) **Foreign Application Priority Data**

Dec. 21, 2022 (JP) ..... 2022-204152  
Jul. 14, 2023 (JP) ..... 2023-116216

