US 20230231809A1

(19) **United States**
(12) **Patent Application Publication** (10) **Pub. No.: US 2023/0231809 A1**
     Palermo et al. (43) **Pub. Date: Jul. 20, 2023**

(54) **DYNAMIC LOAD BALANCING FOR MULTI-CORE COMPUTING ENVIRONMENTS**

(71) Applicant: **Intel Corporation**, Santa Clara, CA (US)

(72) Inventors: **Stephen Palermo**, Chandler, AZ (US); **Bradley Chaddick**, Portland, OR (US); **Gage Eads**, Austin, TX (US); **Mrittika Ganguli**, Tempe, AZ (US); **Abhishek Khade**, Chandler, AZ (US); **Abhirupa Layek**, Chandler, AZ (US); **Sarita Maini**, Tempe, AZ (US); **Niall McDonnell**, Limerick (IE); **Rahul Shah**, Chandler, AZ (US); **Shrikant Shah**, Chandler, AZ (US); **William Burroughs**, Macungie, PA (US); **David Sonnier**, Austin, TX (US)

Publication Classification

(51) **Int. Cl.**

H04L 47/125	(2006.01)	
H04L 47/62	(2006.01)	
H04L 47/625	(2006.01)	
H04L 47/6275	(2006.01)	

(52) **U.S. Cl.**
CPC *H04L 47/125* (2013.01); *H04L 47/62* (2013.01); *H04L 47/624* (2013.01); *H04L 47/6255* (2013.01); *H04L 47/6275* (2013.01)

(57) **ABSTRACT**

Methods, apparatus, systems, and articles of manufacture are disclosed for dynamic load balancing for multi-core computing environments. An example apparatus includes a first and a plurality of second cores of a processor, and circuitry in a die of the processor separate from the first and the second cores, the circuitry to enqueue identifiers in one or more queues in the circuitry associated with respective ones of data packets of a packet flow, allocate one or more of the second cores to dequeue first ones of the identifiers in response to a throughput parameter of the first core not satisfying a throughput threshold to cause the one or more of the second cores to execute one or more operations on first ones of the data packets, and provide the first ones to one or more data consumers to distribute the first data packets.