

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0213991 A1

THARAYIL NARAYANAN et al.

Jun. 27, 2024 (43) Pub. Date:

(54) PHASE-LOCKED LOOP

(71) Applicant: Telefonaktiebolaget LM Ericsson

(publ), Stockholm (SE)

(72) Inventors: Aravind THARAYIL NARAYANAN,

Lund (SE); Staffan EK, Lund (SE); Lars SUNDSTRÖM, Lund (SE); Roland STRANDBERG, Furulund

(73) Assignee: Telefonaktiebolaget LM Ericsson

(pub), Stockholm (SE)

Appl. No.: 18/604,116

(22)Filed: Mar. 13, 2024

Related U.S. Application Data

(63) Continuation of application No. 17/916,200, filed on Sep. 30, 2022, now Pat. No. 11,962,315, filed as application No. PCT/EP2020/059072 on Mar. 31, 2020.

Publication Classification

(51)Int. Cl. H03L 7/099 (2006.01)H03B 5/12 (2006.01)H03L 7/093 (2006.01)

U.S. Cl. H03L 7/0992 (2013.01); H03B 5/1212 CPC (2013.01); H03L 7/093 (2013.01); H03B 2201/0208 (2013.01)

(57)**ABSTRACT**

A phase-locked loop comprises a voltage controlled oscillator. The voltage controlled oscillator comprises an inductor and a capacitor, connected in parallel, and also connected in parallel therewith, a negative resistance structure. A first terminal of the negative resistance structure is connected to respective first terminals of the inductor and the capacitor. A second terminal of the negative resistance structure is connected to respective second terminals of the inductor and the capacitor. The negative resistance structure exhibits a tunable capacitance, such that a frequency of an output of the voltage controlled oscillator can be tuned by a control input signal, and the control input signal is generated in the phase-locked loop. The negative resistance structure comprises first and second transistors.

