

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2023/0230902 A1 Lu et al.

Jul. 20, 2023 (43) **Pub. Date:**

(54) SEMICONDUCTOR PACKAGE STRUCTURE AND MANUFACTURING METHOD **THEREOF**

(71) Applicant: Powerchip Semiconductor

Manufacturing Corporation, Hsinchu

(72) Inventors: Chun-Lin Lu, Hsinchu City (TW);

Shou-Zen Chang, Hsinchu City (TW); Chi-Ming Chen, Hsinchu City (TW)

(73) Assignee: Powerchip Semiconductor

Manufacturing Corporation, Hsinchu

Appl. No.: 17/691,149

(22)Filed: Mar. 10, 2022

(30)Foreign Application Priority Data

Jan. 19, 2022 (TW) 111102244

Publication Classification

(51)Int. Cl. H01L 23/48 (2006.01)H01L 25/065 (2006.01)H01L 23/00 (2006.01)(2006.01) H01L 23/528

(52) U.S. Cl.

...... H01L 23/481 (2013.01); H01L 25/0657 CPC (2013.01); H01L 24/08 (2013.01); H01L 24/80 (2013.01); H01L 23/5283 (2013.01); H01L 2924/1431 (2013.01); H01L 2924/1436 (2013.01); H01L 2225/06544 (2013.01); H01L 2225/06548 (2013.01); H01L 2224/08147 (2013.01); H01L 2224/80895 (2013.01); H01L 2224/80896 (2013.01)

(57) ABSTRACT

A semiconductor package structure includes a control unit and a memory unit. The control unit includes a first wafer and a second wafer that are vertically stacked. The memory unit is disposed on the second wafer of the control unit. The memory unit includes multiple third wafers and a fourth wafer that are stacked vertically. The memory unit overlaps the control unit in a normal direction of the semiconductor package structure. In addition, a manufacturing method of the semiconductor package structure is provided.

