



US 20240213994A1

(19) **United States**  
(12) **Patent Application Publication** (10) **Pub. No.: US 2024/0213994 A1**  
Dempsey (43) **Pub. Date: Jun. 27, 2024**

(54) **DIGITAL-TO-ANALOG CONVERTER  
GLITCH REDUCTION TECHNIQUES**

(52) **U.S. Cl.**  
CPC ..... **H03M 1/0872** (2013.01); **H03M 1/765**  
(2013.01); **H03M 1/785** (2013.01)

(71) Applicant: **Analog Devices International  
Unlimited Company**, Limerick (IE)

(57) **ABSTRACT**

(72) Inventor: **Dennis A. Dempsey**, Newport (IE)

(21) Appl. No.: **18/069,853**

(22) Filed: **Dec. 21, 2022**

**Publication Classification**

(51) **Int. Cl.**  
**H03M 1/08** (2006.01)  
**H03M 1/76** (2006.01)  
**H03M 1/78** (2006.01)

A digital technique to reduce or minimize switching in a DAC by using a partial DAC data ignore switching mode. In the partial DAC data ignore switching mode, a control circuit compares first and second data, such a first and second digital words, and operates corresponding switches only when the first data differ from the second data. The techniques are applicable to many types of DACs, including voltage output DACs, current output DACs, variable resistance DACs, digital rheostats, digital potentiometers, digiPOTs.

