



US 20220385301A1

(19) **United States**(12) **Patent Application Publication**
KRAEMER et al.(10) **Pub. No.: US 2022/0385301 A1**(43) **Pub. Date: Dec. 1, 2022**(54) **ARCHITECTURE FOR ANALOG
MULTIPLIER-ACCUMULATOR WITH
BINARY WEIGHTED CHARGE TRANSFER
CAPACITORS**(52) **U.S. Cl.**CPC *H03M 3/04* (2013.01); *H03M 1/38*
(2013.01); *G06J 1/00* (2013.01); *H03K 19/20*
(2013.01)(71) Applicant: **Redpine Signals, Inc.**, San Jose, CA
(US)

(57)

ABSTRACT(72) Inventors: **Martin KRAEMER**, Mountain View,
CA (US); **Ryan BOESCH**, Louisville,
CO (US); **Wei XIONG**, Mountain
View, CA (US)(73) Assignee: **Redpine Signals, Inc.**, San Jose, CA
(US)(21) Appl. No.: **17/334,782**(22) Filed: **May 30, 2021****Publication Classification**(51) **Int. Cl.***H03M 3/04* (2006.01)
H03M 1/38 (2006.01)
G06J 1/00 (2006.01)

An architecture for a multiplier-accumulator (MAC) uses a common Unit Element (UE) for each aspect of operation, the MAC formed as a plurality of MAC UEs, a plurality of Bias UEs, and a plurality of Analog to Digital Conversion (ADC) UEs which collectively perform a scalable MAC operation and generate a binary result. Each MAC UE, BIAS UE and ADC UE comprises groups of NAND gates with complementary outputs arranged in NAND-groups, each NAND gate coupled to a differential charge transfer bus through a binary weighted charge transfer capacitor to form an analog multiplication product as a charge applied to the differential charge transfer bus. The analog charge transfer bus is coupled to groups of ADC UEs with an ADC controller which enables and disables the ADC UEs using successive approximation to determine the accumulated multiplication result.

