US 20220368336A1

(19) **United States**

(12) **Patent Application Publication** (10) **Pub. No.: US 2022/0368336 A1**

LESSO (43) **Pub. Date: Nov. 17, 2022**

(54) **DATA CONVERSION**

(71) Applicant: **Cirrus Logic International Semiconductor Ltd.**, Edinburgh (GB)

(72) Inventor: **John P. LESSO**, Edinburgh (GB)

(73) Assignee: **Cirrus Logic International Semiconductor Ltd.**, Edinburgh (GB)

(21) Appl. No.: **17/869,344**

(22) Filed: **Jul. 20, 2022**

Related U.S. Application Data

(63) Continuation of application No. 17/097,741, filed on Nov. 13, 2020, now Pat. No. 11,431,345.

(60) Provisional application No. 62/943,007, filed on Dec. 3, 2019.

Publication Classification

(51) **Int. Cl.**
H03M 1/06 (2006.01)

(52) **U.S. Cl.**
CPC ***H03M 1/0602*** (2013.01)

(57) **ABSTRACT**

This application describes method and apparatus for data conversion. An analogue-to-digital converter circuit receives an analogue input signal (S_{IN}) and outputs a digital output signal (S_{OUT}) The circuit has a sampling capacitor, a controlled oscillator and a counter for generating a count value based on a number of oscillations in an output of the controlled oscillator in a count period during a read-out phase. The digital output signal is based on the count value. The converter circuit is operable in a sampling phase and the read-out phase. In the sampling phase, the sampling capacitor is coupled to an input node for the input signal, e.g. via switch. In the read-out phase, the sampling capacitor is coupled to the controlled oscillator, e.g. via switch, such that capacitor powers the first controlled oscillator and a frequency of oscillation in the output of the first controlled oscillator depends on the voltage of the first capacitor.