

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0213999 A1 WU et al.

Jun. 27, 2024 (43) Pub. Date:

(54) CONTINUOUS-TIME DELTA-SIGMA **MODULATOR**

(71) Applicant: REALTEK SEMICONDUCTOR **CORPORATION**, Hsinchu (TW)

(72) Inventors: YAN-HUI WU, New Taipei City (TW);

Yao-Ming Lu, Taoyuan City (TW); Tai-Cheng Lee, Taipei City (TW); Chih-Lung Chen, Hsinchu (TW); Sheng-Yen Shih, Hsinchu (TW)

(21) Appl. No.: 18/519,104

Filed: Nov. 27, 2023 (22)

(30)Foreign Application Priority Data

Dec. 21, 2022 (TW) 111149259

Publication Classification

(51) Int. Cl.

H03M 1/46 (2006.01)

H03M 1/06 (2006.01) (52) U.S. Cl.

CPC H03M 1/462 (2013.01); H03M 1/0604

(2013.01); H03M 1/0626 (2013.01)

(57)**ABSTRACT**

A continuous-time delta-sigma modulator (CT-DSM) includes a loop filter, a pipelined successive-approximation register analog-to-digital converter (SAR ADC), a feedback circuit, an excess loop delay (ELD) compensation circuit, and a logic circuit. The loop filter generates a first intermediate signal according to an input signal, a feedback signal, and a compensation signal. The pipelined SAR ADC generates a first digital code, a second digital code, a first quantization error signal, and a second quantization error signal according to the first intermediate signal. The feedback circuit generates the feedback signal according to the first digital code, the first quantization error signal, and the second quantization error signal. The ELD compensation circuit generates the compensation signal according to at least one output signal of the feedback circuit. The logic circuit generates an output digital code according to the first digital code and the second digital code.

