



(12) **Patent Application Publication**
Contreras et al.

(43) **Pub. Date:** **Jun. 27, 2024**

Publication Classification

(51) **Int. Cl.**
H01L 23/522 (2006.01)
H01L 23/00 (2006.01)
H01L 23/528 (2006.01)
H01L 23/66 (2006.01)
H01L 25/065 (2006.01)

(52) **U.S. Cl.**
CPC *H01L 23/5227* (2013.01); *H01L 23/5226*
(2013.01); *H01L 23/528* (2013.01); *H01L*
23/66 (2013.01); *H01L 24/08* (2013.01);
H01L 25/0652 (2013.01); *H01L 2223/6672*
(2013.01); *H01L 2224/08146* (2013.01); *H01L*
2924/1206 (2013.01); *H01L 2924/1433*
(2013.01); *H01L 2924/14361* (2013.01); *H01L*
2924/1438 (2013.01)

(22) Filed: **Jul. 17, 2023**

Related U.S. Application Data

(60) Provisional application No. 63/435,310, filed on Dec. 26, 2022.

ABSTRACT

A semiconductor device includes semiconductor dies formed with through silicon vias (TSVs). The TSVs are coupled to contact pads in a surface of the semiconductor die by coils forming inductance loops at a number of contact pads. These inductance loops serve to distribute the capacitance at each bond pad along transmission lines, which distribution of the capacitance allows for a marked increase in read/write bandwidth for the semiconductor die.

