

## (19) United States

## (12) Patent Application Publication (10) Pub. No.: US 2024/0213219 A1 BANG et al.

Jun. 27, 2024

(43) **Pub. Date:** 

(54) MEMORY STACK STRUCTURE INCLUDING POWER DISTRIBUTION STRUCTURES AND A HIGH-BANDWIDTH MEMORY INCLUDING THE MEMORY STACK **STRUCTURE** 

(71) Applicant: SK hynix Inc., Icheon-si (KR)

(72) Inventors: Je Min BANG, Icheon-si (KR); Bum Su KIM, Icheon-si (KR); Jin Ho KIM,

Icheon-si (KR); Jea Hoon PARK,

Icheon-si (KR)

Appl. No.: 18/320,455

Filed: (22)May 19, 2023

(30)Foreign Application Priority Data

Dec. 21, 2022 (KR) ...... 10-2022-0180425

## **Publication Classification**

(51) Int. Cl.

H01L 25/065 (2006.01)

H01L 23/00 (2006.01) H01L 23/498 (2006.01)H10B 80/00 (2006.01)

(52) U.S. Cl.

CPC .... H01L 25/0657 (2013.01); H01L 23/49827 (2013.01); H01L 23/49838 (2013.01); H01L 24/08 (2013.01); H01L 24/16 (2013.01); H10B 80/00 (2023.02); H01L 2224/08148 (2013.01); H01L 2224/16148 (2013.01); H01L 2225/06513 (2013.01); H01L 2225/06544 (2013.01); H01L 2924/1436 (2013.01)

## (57)ABSTRACT

A memory stack structure incudes a base die; a bottom memory die stacked over the base die; an intermediate memory die stacked over the bottom memory die; a top memory die stacked over the intermediate memory die; a signal transmission structure electrically connecting the base die, the bottom memory die, the intermediate memory die, and the top memory die to each other; a first power distribution structure electrically connecting the base die to the bottom memory die; and a second power distribution structure electrically connecting the bottom memory die, the intermediate memory die, and the top memory die to each other.

