

US 20240235572A9

(19) United States

(12) **Patent Application Publication SANYAL**

(10) Pub. No.: US 2024/0235572 A9

(48) **Pub. Date: Jul. 11, 2024 CORRECTED PUBLICATION**

(54) ANALOG-TO-DIGITAL CONVERTER (ADC) ARCHITECTURES FOR HIGH RESOLUTION AND ENERGY EFFICIENCY

(71) Applicant: ARIZONA BOARD OF REGENTS
ON BEHALF OF ARIZONA STATE
UNIVERSITY, Scottsdale, AZ (US)

(72) Inventor: **Arindam SANYAL**, Scottsdale, AZ (US)

(73) Assignee: ARIZONA BOARD OF REGENTS
ON BEHALF OF ARIZONA STATE
UNIVERSITY, Scottsdale, AZ (US)

(21) Appl. No.: 18/490,931

(22) Filed: Oct. 20, 2023

Prior Publication Data

(15) Correction of US 2024/0137040 A1 Apr. 25, 2024 See (22) Filed. (65) US 2024/0137040 A1 Apr. 25, 2024

Related U.S. Application Data

(60) Provisional application No. 63/380,449, filed on Oct. 21, 2022.

Publication Classification

(51) Int. Cl. H03M 1/46 (2006.01) H03M 1/06 (2006.01) H03M 1/20 (2006.01)

(52) U.S. Cl. CPC *H03M 1/462* (2013.01); *H03M 1/0668* (2013.01); *H03M 1/201* (2013.01)

(57) ABSTRACT

A low-pass and band-pass delta-sigma ($\Delta\Sigma$) analog-to-digital converter (ADC) device for sensor interface is disclosed. The device includes a first stage comprising a low-resolution passive integrator-based noise-shaping successive approximation register (SAR) ADC and a second stage comprising a voltage-controlled oscillator (VCO)-ADC.

