



(12) **Patent Application Publication**
Audette et al.

(10) **Pub. No.:** US 2024/0213217 A1
(43) **Pub. Date:** Jun. 27, 2024

(52) **U.S. Cl.**
CPC ***H01L 25/0655*** (2013.01); ***H01L 23/5383***
(2013.01); ***H01L 23/5384*** (2013.01); ***H01L***
23/5385 (2013.01); ***H01L 24/14*** (2013.01);
H01L 24/16 (2013.01); ***H01L 25/50*** (2013.01);
H01L 2224/1412 (2013.01); ***H01L 2224/16227***
(2013.01)

(72) Inventors: **David Michael Audette**, Colchester, VT (US); **Grant Wagner**, Jericho, VT (US); **Steven Paul Ostrander**, Poughkeepsie, NY (US); **Hubert Harrer**, Schoenaich (DE); **Arvind Kumar**, Chappaqua, NY (US); **Thomas Anthony Wassick**, LaGrangeville, NY (US); **Matthew Sean Grady**, Burlington, VT (US); **Sungjun Chun**, Austin, TX (US)

(22) Filed: **Dec. 21, 2022**

Publication Classification

(51) **Int. Cl.**
H01L 25/065 (2006.01)
H01L 23/00 (2006.01)
H01L 23/538 (2006.01)
H01L 25/00 (2006.01)

(57) **ABSTRACT**

An apparatus includes a chip package that has a chip connection surface and has an array of micro-bumps on the chip connection surface. The array of micro-bumps includes a plurality of subarrays of micro-bumps. Micro-bumps within each subarray are spaced apart by a chip pitch and the subarrays within the array are spaced apart by a card pitch that is an integer multiple of the chip pitch. The apparatus also includes a laminate circuit card that has a card connection surface that faces the chip connection surface of the chip package and that has an array of card pads adjacent to the card connection surface. The card pads are spaced apart by the card pitch, and each of the card pads is aligned to and electrically connected with a corresponding subarray of micro-bumps. In some embodiments, an interposer connects the card pads to the micro-bumps, and may include decoupling capacitors.

