



US 20240213127A1

(19) **United States**

(12) **Patent Application Publication**  
**DIXIT et al.**

(10) **Pub. No.: US 2024/0213127 A1**

(43) **Pub. Date: Jun. 27, 2024**

(54) **EMBEDDED DIE PACKAGING FOR POWER SEMICONDUCTOR DEVICES FOR IMPROVED SOLDER RELIABILITY**

(71) Applicant: **GAN SYSTEMS INC., OTTAWA (CA)**

(72) Inventors: **Abhinandan DIXIT**, Kanata (CA);  
**An-Sheng CHENG**, Hsinchu City (TW); **Di CHEN**, Kanata (CA);  
**Hossein MOUSAVIAN**, Kanata (CA)

(21) Appl. No.: **18/522,911**

(22) Filed: **Nov. 29, 2023**

**Related U.S. Application Data**

(60) Provisional application No. 63/434,152, filed on Dec. 21, 2022.

**Publication Classification**

(51) **Int. Cl.**  
**H01L 23/495** (2006.01)  
**H01L 21/8234** (2006.01)  
**H01L 23/00** (2006.01)  
**H01L 25/065** (2006.01)

(52) **U.S. Cl.**

CPC ..... **H01L 23/49575** (2013.01); **H01L 21/823475** (2013.01); **H01L 23/49568** (2013.01); **H01L 24/16** (2013.01); **H01L 24/97** (2013.01); **H01L 25/0657** (2013.01); **H01L 2224/16056** (2013.01); **H01L 2224/16227** (2013.01); **H01L 2224/97** (2013.01); **H01L 2225/06517** (2013.01); **H01L 2225/06544** (2013.01); **H01L 2924/1033** (2013.01); **H01L 2924/13064** (2013.01)

(57)

**ABSTRACT**

A laminated embedded die package for a power semiconductor device, wherein a laminated body comprises a layout of a plurality of electrically conductive layers and dielectric layers. The die may be mounted in thermal contact with a leadframe. Electrical connections between contact areas of the die, external contact pads of the package and internal conductive layers are made by electrically conductive vias or microvias, formed by laser drilling of vias through the dielectric layers, which are then filled with conductive metal. A plurality of unfilled half-vias are arranged around edges of the laminated body adjacent external contact pads. Half-vias are formed by laser or mechanical drilling along scribe lines before singulation of packages. Surface plating of the half-vias comprises a solder wettable material. The half-vias are unfilled to form a wettable flank which allows for lateral wicking of solder during surface mounting, to facilitate optical inspection of solder reliability.

