

US 20240237337A9

(19) United States

(12) **Patent Application Publication** Ahn et al.

(54) THREE-DIMENSIONAL MEMORY DEVICE WORDLINES WITH REDUCED BLOCKING LAYER DAMAGE

(71) Applicant: **Applied Materials, Inc.**, Santa Clara, CA (US)

(72) Inventors: Jaesoo Ahn, San Jose, CA (US); Jose
Alexandro Romero, Scottsdale, AZ
(US); Kunal Bhatnagar, Chandler, AZ
(US); Mahendra Pakala, Saratoga, CA
(US)

(21) Appl. No.: 18/486,576

(22) Filed: Oct. 13, 2023

Prior Publication Data

- (15) Correction of US 2024/0138147 A1 Apr. 25, 2024 See (22) Filed
- (65) US 2024/0138147 A1 Apr. 25, 2024

(10) Pub. No.: US 2024/0237337 A9

(48) **Pub. Date: Jul. 11, 2024 CORRECTED PUBLICATION**

Related U.S. Application Data

(60) Provisional application No. 63/417,612, filed on Oct. 19, 2022.

Publication Classification

(51) Int. Cl. *H10B 43/20* (2006.01) *H01L 21/02* (2006.01)

(52) **U.S. Cl.** CPC *H10B 43/20* (2023.02); *H01L 21/0228* (2013.01); *H10B 43/35* (2023.02)

(57) ABSTRACT

A method includes obtaining a base structure of a threedimensional (3D) memory device, forming, on the base structure, a blocking layer including a high-k dielectric material, and forming, on the blocking layer, a wordline for the 3D memory device including molybdenum using an atomic layer deposition (ALD) process.



