

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0237344 A1 SAID et al.

Jul. 11, 2024 (43) **Pub. Date:**

(54) THREE-DIMENSIONAL MEMORY DEVICE WITH REDUCED NEIGHBORING WORD LINE INTERFERENCE AND METHODS OF FORMING THE SAME

(71) Applicant: SANDISK TECHNOLOGIES LLC, ADDISON, TX (US)

(72) Inventors: Ramy Nashed Bassely SAID, San Jose, CA (US); Sarath PUTHENTHERMADAM, San Jose, CA (US); Jiahui YUAN, San Francisco, CA (US); Raghuveer S. MAKALA, Campbell, CA (US); Longju LIU, Milpitas, CA (US); Senaka

> KANAKAMEDALA, San Jose, CA (US)

(21) Appl. No.: 18/355,745 (22) Filed: Jul. 20, 2023

Related U.S. Application Data

(60) Provisional application No. 63/479,043, filed on Jan. 9, 2023.

Publication Classification

(51) Int. Cl. H10B 43/27 (2006.01)H10B 43/35 (2006.01)

(52) U.S. Cl. CPC H10B 43/27 (2023.02); H10B 43/35 (2023.02)

(57)**ABSTRACT**

A memory device includes an alternating stack of insulating layers and electrically conductive layers, a memory opening vertically extending through the alternating stack, a memory opening fill structure located in the memory opening and containing a memory film and a vertical semiconductor channel; and a neighboring electrically conductive layer interference reduction feature provided for a first subset of the electrically conductive layers, such that a second subset of the electrically conductive layers lacks the neighboring electrically conductive layer interference reduction feature.

