

US 20240237362A9

## (19) United States

# (12) Patent Application Publication KIM et al.

## (10) Pub. No.: US 2024/0237362 A9

# (48) **Pub. Date: Jul. 11, 2024 CORRECTED PUBLICATION**

### (54) THREE-DIMENSIONAL SEMICONDUCTOR MEMORY DEVICE ANDELECTRONIC SYSTEM INCLUDING THE SAME

(71) Applicant: Samsung Electronics Co., Ltd., Suwon-si (KR)

(72) Inventors: **JIWON KIM**, Suwon-si (KR); **Dohyung Kim**, Suwon-si (KR);

Jiyoung Kim, Suwon-si (KR); Sukkang Sung, Suwon-si (KR)

(21) Appl. No.: 18/323,440

(22) Filed: May 25, 2023

#### **Prior Publication Data**

(15) Correction of US 2024/0138157 A1 Apr. 25, 2024See (22) FiledSee (30) Foreign Application Data

(65) US 2024/0138157 A1 Apr. 25, 2024

### (30) Foreign Application Priority Data

Oct. 20, 2022 (KR) ...... 10-2022-0135329

#### **Publication Classification**

(51) **Int. Cl.** 

*H10B 80/00* (2006.01) *H01L 23/00* (2006.01) 

 H01L 25/00
 (2006.01)

 H01L 25/065
 (2006.01)

 H01L 25/18
 (2006.01)

(52) U.S. Cl.

### (57) ABSTRACT

A three-dimensional semiconductor memory device may include a peripheral structure and a cell structure on the peripheral structure. The cell structure may include a substrate having first and second surfaces, which are opposite to each other, a stack including gate electrodes, which are stacked on the first surface of the substrate, an insulating layer on the second surface of the substrate, a penetration contact plug penetrating the first surface of the substrate, a first gapfill conductive pattern provided to penetrate the second surface of the substrate and the insulating layer and spaced apart from the penetration contact plug, a second gapfill conductive pattern provided to penetrate the second surface of the substrate and the insulating layer and connected to the penetration contact plug, a first gapfill spacer between the first gapfill conductive pattern and the substrate, and a second gapfill spacer between the second gapfill conductive pattern and the substrate.

