

# (19) United States

## (12) Patent Application Publication (10) Pub. No.: US 2024/0223171 A1 LEE et al.

Jul. 4, 2024 (43) **Pub. Date:** 

### (54) CONTROLLING DUTY CYCLE DISTORTION WITH DIGITAL CIRCUIT

(71) Applicant: PARADE TECHNOLOGIES, LTD.,

San Jose, CA (US)

Inventors: YingFan LEE, Taipei (TW); Zhih-Ling

LU, Taipei (TW); Andrew LEE, Taipei

(TW); Xin JIN, San Jose, CA (US)

(21) Appl. No.: 18/149,009

Dec. 30, 2022 (22) Filed:

### **Publication Classification**

(51) **Int. Cl.** 

(2006.01)H03K 5/156 G09G 3/20 (2006.01) (52) U.S. Cl.

CPC ....... H03K 5/1565 (2013.01); G09G 3/2096

(2013.01)

#### (57)**ABSTRACT**

A method controls duty cycle distortion of clock signals. An electronic device obtains an input clock signal having a first frequency and a sampling clock signal having a second frequency that is lower than the first frequency. The sampling clock signal has a random noise distribution. The sampling clock signal is applied to sample high voltage duty cycles and low voltage duty cycles of the input clock signal for a duration of time to obtain a sampling result. The electronic device determines a duty cycle distortion level of the input clock signal in the duration of time based on the sampling result. A duty cycle control signal is generated based on the duty cycle distortion level to control the high voltage duty cycles of the input clock signal.

