



US 20240237328A9

(19) **United States**
(12) **Patent Application Publication**
HSIEH

(10) **Pub. No.: US 2024/0237328 A9**
(48) **Pub. Date: Jul. 11, 2024**
CORRECTED PUBLICATION

(54) **MEMORY CIRCUIT, DYNAMIC RANDOM ACCESS MEMORY AND OPERATION METHOD THEREOF**

(30) **Foreign Application Priority Data**

Sep. 13, 2023 (TW) 112134946

(71) Applicant: **National Central University**, Taoyuan City (TW)

Publication Classification

(72) Inventor: **E Ray HSIEH**, Taoyuan City (TW)

(51) **Int. Cl.**

H10B 12/00 (2006.01)

G11C 11/405 (2006.01)

G11C 11/406 (2006.01)

G11C 11/4096 (2006.01)

(21) Appl. No.: **18/485,324**

(52) **U.S. Cl.**

CPC **H10B 12/00** (2023.02); **G11C 11/405** (2013.01); **G11C 11/406** (2013.01); **G11C 11/4096** (2013.01)

(22) Filed: **Oct. 12, 2023**

Prior Publication Data

(15) Correction of US 2024/0138140 A1 Apr. 25, 2024
See (22) Filed.

See (30) Foreign Application Priority Data.

(65) US 2024/0138140 A1 Apr. 25, 2024

Related U.S. Application Data

(60) Provisional application No. 63/380,745, filed on Oct. 24, 2022.

(57)

ABSTRACT

The present disclosure provides a dynamic random access memory, which includes a storage diode and a control-FET. The storage diode is composed of a gate-floating FET, and two source/drains of the gate-floating FET serve as a cathode and an anode of the storage diode. The control FET is electrically connected to the cathode or the anode of the storage diode.

