

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0251537 A1

Jul. 25, 2024 (43) Pub. Date:

(54) IMPLANTATIONS FOR FORMING SOURCE/DRAIN REGIONS OF DIFFERENT TRANSISTORS

(71) Applicant: Taiwan Semiconductor Manufacturing Co., Ltd, Hsinchu

(72)Inventors: Dian-Sheg Yu, Hsinchu (TW); Ren-Fen Tsui, Taipei (TW); Jhon Jhy Liaw, Zhudong Township (TW)

Appl. No.: 18/428,994

(22) Filed: Jan. 31, 2024

Related U.S. Application Data

(63) Continuation of application No. 18/063,280, filed on Dec. 8, 2022, now Pat. No. 11,895,819, which is a continuation of application No. 16/891,696, filed on Jun. 3, 2020, now Pat. No. 11,527,540, which is a continuation of application No. 16/416,792, filed on May 20, 2019, now Pat. No. 10,685,967, which is a continuation of application No. 15/598,825, filed on May 18, 2017, now Pat. No. 10,297,602.

Publication Classification

(51)	Int. Cl.	
	H10B 10/00	(2006.01)
	H01L 21/265	(2006.01)
	H01L 21/306	(2006.01)
	H01L 21/768	(2006.01)
	H01L 21/8234	(2006.01)
	H01L 21/8238	(2006.01)
	H01L 27/02	(2006.01)

H01L 27/092	(2006.01)
H01L 29/08	(2006.01)
H01L 29/66	(2006.01)

(52) U.S. Cl.

CPC H10B 10/12 (2023.02); H01L 21/26513 (2013.01); H01L 21/30604 (2013.01); H01L 21/76802 (2013.01); H01L 21/823418 (2013.01); H01L 21/823475 (2013.01); H01L 21/823814 (2013.01); H01L 21/823821 (2013.01); H01L 21/823828 (2013.01); H01L 21/823864 (2013.01); H01L 21/823871 (2013.01); H01L 27/0203 (2013.01); H01L 29/0847 (2013.01); H01L 29/665 (2013.01); H01L 29/66545 (2013.01); H01L 29/66636 (2013.01); H01L 21/76814 (2013.01); H01L 21/76897 (2013.01); H01L 27/0922 (2013.01); H01L 27/0924 (2013.01); H01L 27/0928 (2013.01); H10B 10/18 (2023.02)

(57)ABSTRACT

A method includes forming a first transistor including forming a first gate stack, epitaxially growing a first source/drain region on a side of the first gate stack, and performing a first implantation to implant the first source/drain region. The method further includes forming a second transistor including forming a second gate stack, forming a second gate spacer on a sidewall of the second gate stack, epitaxially growing a second source/drain region on a side of the second gate stack, and performing a second implantation to implant the second source/drain region. An inter-layer dielectric is formed to cover the first source/drain region and the second source/drain region. The first implantation is performed before the inter-layer dielectric is formed, and the second implantation is performed after the inter-layer dielectric is formed.

