



US 20220360273A1

(19) **United States**(12) **Patent Application Publication** (10) **Pub. No.: US 2022/0360273 A1**
(43) **Pub. Date:** **Nov. 10, 2022**
(11) **Levi et al.**(54) **ANALOG TO DIGITAL CONVERTER AND A METHOD FOR ANALOG TO DIGITAL CONVERSION**(52) **U.S. CL.**
CPC **H03M 1/0617** (2013.01); **H03M 1/1009** (2013.01)(71) Applicant: **Apple Inc.**, Cupertino, CA (US)(72) Inventors: **Andrei Levi**, Herzliya (IL); **Tiberiu Carol Galambos**, Binyamina (IL)(21) Appl. No.: **17/872,055**(22) Filed: **Jul. 25, 2022****Related U.S. Application Data**

(63) Continuation of application No. 17/302,588, filed on May 6, 2021.

Publication Classification(51) **Int. Cl.**
H03M 1/06 (2006.01)(57) **ABSTRACT**

An analog to digital converter (ADC) receives first and second analog input signals. A charge sampling demultiplexer includes multiple capacitors that sample the first and second analog input signals, and generates multiple input samples representative of charge stored on the capacitors. A plurality of sub-ADCs each include first and second charge-to-time converters, which receive from the charge sampling demultiplexer respective first and second input sample of the first and second analog input signals and output respective first and second pulse-width-modulated (PWM) signals responsively to the respective first and second input samples. Temporal processing circuitry processes the PWM signals to generate a digital value indicative of a temporal difference between the first and second PWM signals. Output reordering circuitry receives the digital value from each of the sub-ADCs and generates a digital output indicative of a difference between the first and second analog input signals.

