

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2022/0416725 A1

van der Heijden et al.

Dec. 29, 2022 (43) **Pub. Date:**

(54) MULTIPLE-STAGE DOHERTY POWER AMPLIFIERS IMPLEMENTED WITH MULTIPLE SEMICONDUCTOR **TECHNOLOGIES**

(71) Applicant: NXP USA, Inc., Austin, TX (US)

(72) Inventors: Mark Pieter van der Heijden, Eindhoven (NL); Joseph Staudinger, Gilbert, AZ (US); Elie A. Maalouf,

Mesa, AZ (US)

Appl. No.: 17/360,821

(22)Filed: Jun. 28, 2021

Publication Classification

(51) Int. Cl. H03F 1/02 (2006.01)H03F 3/21 (2006.01)H01L 23/66 (2006.01)

(52) U.S. Cl.

H03F 1/0288 (2013.01); H03F 3/211 CPC (2013.01); H01L 23/66 (2013.01); H03F 2200/451 (2013.01); H01L 2223/6644 (2013.01)

(57)ABSTRACT

A device includes an integrated circuit (IC) die. The IC die includes a silicon germanium (SiGe) substrate, a first RF signal input terminal, a first RF signal output terminal, a first amplification path between the first RF signal input terminal and the first RF signal output terminal, a second RF signal input terminal, a second RF signal output terminal, and a second amplification path between the second RF signal input terminal and the second RF signal output terminal. The device includes a first power transistor die including a first input terminal electrically connected to the first RF signal output terminal and a second power transistor die including a second input terminal electrically connected to the second RF signal output terminal. The first amplification path can include two heterojunction bipolar transistors (HBTs) connected in a cascode configuration and the second amplification path can include two HBTs connected in a cascode configuration.

