



US 20240179918A1

(19) **United States**

(12) **Patent Application Publication**
LEE et al.

(10) **Pub. No.: US 2024/0179918 A1**

(43) **Pub. Date: May 30, 2024**

(54) **THREE-DIMENSIONAL SEMICONDUCTOR
DEVICE HAVING A SUPPORT PATTERN IN
CONTACT WITH A SIDE SURFACE OF A
CONTACT PLUG**

H01L 23/522 (2006.01)

H01L 23/535 (2006.01)

H10B 43/27 (2023.01)

(52) **U.S. Cl.**

CPC **H10B 43/40** (2023.02); **H01L 23/5226**

(2013.01); **H01L 23/535** (2013.01); **H01L**

23/562 (2013.01); **H10B 43/27** (2023.02)

(71) Applicant: **SK hynix Inc.**, Icheon-si (KR)

(72) Inventors: **Go Hyun LEE**, Icheon-si (KR); **Jae
Taek KIM**, Icheon-si (KR); **Hye Yeong
JUNG**, Icheon-si (KR)

(57)

ABSTRACT

(21) Appl. No.: **18/432,491**

(22) Filed: **Feb. 5, 2024**

Related U.S. Application Data

(63) Continuation of application No. 17/181,971, filed on
Feb. 22, 2021, now Pat. No. 11,930,640.

Foreign Application Priority Data

Oct. 19, 2020 (KR) 10-2020-0134946

Publication Classification

(51) **Int. Cl.**

H10B 43/40 (2023.01)

H01L 23/00 (2006.01)

The semiconductor device includes a substrate having a cell area and a via area; a transistor and a logic interconnection disposed over the substrate; a lower insulating layer covering the transistor and the logic interconnection; a lower conductive layer on the lower insulating layer in the cell area; a support pattern disposed on the lower insulating layer in the via area; a lower via plug having a side surface in contact with the support pattern and a bottom surface in contact with the logic interconnection; a word line stack disposed on the lower conductive layer in the cell area; an dielectric layer stack disposed on the support pattern in the via area; a vertical channel pillar penetrating the word line stack to be connected to the lower conductive layer; and an upper via plug penetrating the dielectric layer stack to be vertically aligned with the lower via plug.

