

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2022/0393701 A1 **FUJIMORI**

Dec. 8, 2022 (43) **Pub. Date:**

(54) ENCODING CIRCUIT, DECODING CIRCUIT, AND DECODING METHOD

(71) Applicant: Mitsubishi Electric Corporation,

Tokyo (JP)

Takafumi FUJIMORI, Tokyo (JP) Inventor:

Assignee: Mitsubishi Electric Corporation,

Tokyo (JP)

Appl. No.: 17/888,059

(22) Filed: Aug. 15, 2022

Related U.S. Application Data

(63) Continuation of application No. PCT/JP2020/ 018192, filed on Apr. 28, 2020.

Publication Classification

(51) Int. Cl.

H03M 13/13 (2006.01)H03M 13/00 (2006.01)

(52) U.S. Cl.

CPC H03M 13/13 (2013.01); H03M 13/615 (2013.01); **H03M 13/6575** (2013.01)

(57)ABSTRACT

An encoding circuit includes: a polar encoding unit capable of encoding a polar code of N bits; a frozen bit adding unit that generates a first sequence by adding frozen bits to an input signal; and a bit arrangement changing unit that: generates a second sequence of N bits by arranging the first sequence in the second sequence according to an arrangement rule dependent on a ratio of N, bits, being a code length of a polar code to be encoded and being N bits or less, and N bits, and setting bit values at bit positions other than positions where the first sequence is arranged in the second sequence to zero when N, bits are less than N bits; and inputs the second sequence to the polar encoding unit. A code word of N_t bits is generated by thinning processing based on a result of encoding the second sequence.

