

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0215461 A1 **BOURGEOIS** et al.

Jun. 27, 2024 (43) **Pub. Date:**

(54) METHOD FOR MANUFACTURING A PHASE CHANGE MEMORY DEVICE

(71) Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES **ALTERNATIVES**, Paris (FR)

(72) Inventors: Guillaume BOURGEOIS, Grenoble Cedex 09 (FR); Gabriele NAVARRO, Grenoble Cedex 09 (FR)

(73) Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES **ALTERNATIVES**, Paris (FR)

(21) Appl. No.: 18/390,103 (22)Filed: Dec. 20, 2023

(30)Foreign Application Priority Data

Publication Classification

(51) Int. Cl. H10N 70/20 (2023.01)G11C 13/00 (2006.01)H10N 70/00 (2023.01) (52) U.S. Cl.

CPC H10N 70/231 (2023.02); G11C 13/0004 (2013.01); H10N 70/043 (2023.02); H10N 70/063 (2023.02); H10N 70/841 (2023.02); H10N 70/882 (2023.02); H10N 70/883 (2023.02)

(57)ABSTRACT

A phase change memory device comprising a stack comprising a memory point. The memory point comprises, stacked in a vertical direction (Z), a lower electrode, a chalcogenide section disposed on the lower electrode, and an upper electrode disposed on the chalcogenide section. The memory point has a side surface and an upper face, and comprises an encapsulation layer disposed in contact with the side surface and the upper face, and a doped portion extending from the side surface and inside the chalcogenide section, along its entire height. The chalcogenide section also has a non-doped portion having a zero doping or a doping less than the doping of the doped portion and extending from the doped portion up to the center of the chalcogenide section.



