



US 20240215257A1

(19) **United States**

(12) **Patent Application Publication**

Guo et al.

(10) **Pub. No.: US 2024/0215257 A1**

(43) **Pub. Date: Jun. 27, 2024**

(54) **FERROELECTRIC MEMORY DEVICE AND METHOD FOR FORMING THE SAME**

(52) **U.S. Cl.**

CPC *H10B 53/30* (2023.02); *H10B 53/40* (2023.02)

(71) Applicant: **Wuxi Smart Memories Technologies Co., Ltd.**, Wuxi (CN)

(72) Inventors: **Meilan Guo**, Wuxi (CN); **Yushi Hu**, Wuxi (CN); **Zhenyu Lu**, Wuxi (CN)

(73) Assignee: **Wuxi Smart Memories Technologies Co., Ltd.**, Wuxi (CN)

(21) Appl. No.: **18/595,968**

(22) Filed: **Mar. 5, 2024**

Related U.S. Application Data

(63) Continuation of application No. PCT/CN2021/117074, filed on Sep. 8, 2021.

Publication Classification

(51) **Int. Cl.**

H10B 53/30 (2006.01)

H10B 53/40 (2006.01)

(57)

ABSTRACT

A memory device includes a plurality of memory cells and a routing interconnection structure in electric contact with the memory cells. Each memory cell includes at least one first transistor, a cell interconnection structure formed over the transistor and in electrical contact with the transistor, the cell interconnection structure including a cell plate disposed at a top layer of the cell interconnection structure, and at least one capacitor electrically coupled to the first transistor through the cell interconnection structure. Each capacitor includes a first electrode, a second electrode, and a ferroelectric layer disposed between the first electrode and the second electrode. The routing interconnection structure includes a first conductive layer, and a first via structure disposed on the first conductive layer. The first via structure is in electrical contact with the first electrode through a second conductive layer. The first conductive layer is beneath the second conductive layer.

