



US 20220416795A1

(19) **United States**(12) **Patent Application Publication**
TSUKAMOTO(10) **Pub. No.: US 2022/0416795 A1**(43) **Pub. Date: Dec. 29, 2022**(54) **SEMICONDUCTOR INTEGRATED CIRCUIT,
SEMICONDUCTOR STORAGE DEVICE,
MEMORY SYSTEM, AND FREQUENCY
GENERATION METHOD****H03K 5/151** (2006.01)**H03K 17/687** (2006.01)**G11C 11/4074** (2006.01)(52) **U.S. Cl.****CPC** **H03L 7/0995** (2013.01); **H03K 3/0315**(2013.01); **H03K 5/151** (2013.01); **H03K****17/687** (2013.01); **G11C 11/4074** (2013.01);**H03L 7/18** (2013.01)(71) Applicant: **Kioxia Corporation**, Tokyo (JP)(72) Inventor: **Takayuki TSUKAMOTO**, Yokohama
(JP)(73) Assignee: **Kioxia Corporation**, Tokyo (JP)(21) Appl. No.: **17/683,016**(22) Filed: **Feb. 28, 2022**(30) **Foreign Application Priority Data**

Jun. 23, 2021 (JP) 2021-104232

Publication Classification(51) **Int. Cl.****H03L 7/099** (2006.01)**H03K 3/03** (2006.01)(57) **ABSTRACT**

A semiconductor integrated circuit includes a first oscillator configured to generate a first signal with a first frequency based on a control signal and output the first signal to a path. The semiconductor integrated circuit includes a control signal generation circuit operatively coupled to the first oscillator via the path, and configured to receive the first signal from the first oscillator via the path and generate the control signal. The semiconductor integrated circuit includes a second oscillator configured to generate a second signal with a second frequency based on the control signal and output the second signal to an output terminal outside the path.

