

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0215267 A1 Sekar et al.

Jun. 27, 2024 (43) **Pub. Date:**

(54) METHOD FOR PRODUCING 3D SEMICONDUCTOR DEVICES AND STRUCTURES WITH TRANSISTORS AND **MEMORY CELLS**

(71) Applicant: Monolithic 3D Inc., Klamath Falls, OR

(72)Inventors: Deepak C. Sekar, Sunnyvale, CA (US); Zvi Or-Bach, Haifa (IL)

Assignee: Monolithic 3D Inc., Klamath Falls, OR (73)(US)

Appl. No.: 18/596,623 (21)

(22) Filed: Mar. 6, 2024

Related U.S. Application Data

Continuation of application No. 18/234,368, filed on Aug. 15, 2023, now Pat. No. 11,956,976, which is a (Continued)

Publication Classification

(51)	Int. Cl.	
	H10B 63/00	(2006.01)
	H01L 21/268	(2006.01)
	H01L 21/683	(2006.01)
	H01L 21/762	(2006.01)
	H01L 21/822	(2006.01)
	H01L 21/84	(2006.01)
	H01L 27/06	(2006.01)
	H01L 27/105	(2006.01)
	H01L 27/12	(2006.01)
	H01L 29/423	(2006.01)
	H01L 29/78	(2006.01)
	H10B 10/00	(2006.01)
	H10B 12/00	(2006.01)
	H10B 41/20	(2006.01)
	H10B 41/40	(2006.01)
	H10B 41/41	(2006.01)
	H10B 43/20	(2006.01)


H10B 43/40	(2006.01)
H10B 61/00	(2006.01)
H10N 70/00	(2006.01)
H10N 70/20	(2006.01)

(52) U.S. Cl. CPC H10B 63/84 (2023.02); H01L 21/268 (2013.01); H01L 21/6835 (2013.01); H01L 21/76254 (2013.01); H01L 21/8221 (2013.01); H01L 21/84 (2013.01); H01L 21/845 (2013.01); H01L 27/0688 (2013.01); H01L 27/1203 (2013.01); H01L 27/1211 (2013.01); H01L 29/42392 (2013.01); H01L 29/7841 (2013.01); H01L 29/785 (2013.01); H10B 10/00 (2023.02); H10B 12/20 (2023.02); H10B 12/50 (2023.02); H10B 41/20 (2023.02); H10B 41/41 (2023.02); H10B 43/20 (2023.02); H10B 61/22 (2023.02); H10B 63/30 (2023.02); H10B 63/845 (2023.02); H01L 27/105 (2013.01); H01L 2029/7857 (2013.01); H01L 2221/6835 (2013.01); H10B 12/056 (2023.02); H10B 12/36 (2023.02); H10B 41/40 (2023.02); H10B 43/40 (2023.02); H10N 70/20 (2023.02); H10N 70/823 (2023.02); H10N 70/8833

(2023.02)

(57)ABSTRACT

A method for producing a 3D semiconductor device including: providing a first level, including a single crystal layer; forming memory control circuits in and/or on the first level which include first single crystal transistors and at least two interconnection metal layers; forming at least one second level disposed above the memory control circuits; performing a first etch step into the second level; forming at least one third level on top of the second level; performing additional processing steps to form first memory cells within the second level and second memory cells within the third level, where each of the first memory cells include at least one second transistor including a metal gate, where each of the second memory cells include at least one third transistor; and performing bonding of the first level to the second level, where the bonding includes oxide to oxide bonding.



Symbols

n+ Silicon 528 Silicon oxide 522 Gate electrode 524

Gate dielectric 526