

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0213365 A1 Pandey et al.

Jun. 27, 2024 (43) **Pub. Date:**

(54) NONLINEAR GATE VERTICAL TRANSISTOR

(71) Applicant: **NEXPERIA B.V.**, Nijmegen (NL)

(72) Inventors: Deepak Chandra Pandey, Manchester (GB); Chih-Wei Hsu, Manchester (GB)

(73) Assignee: **NEXPERIA B.V.**, Nijmegen (NL)

(21) Appl. No.: 18/392,212

Filed: Dec. 21, 2023 (22)

(30)Foreign Application Priority Data

Dec. 22, 2022 (EP) 22216008.7 Nov. 23, 2023 (EP) 23211703.6

Publication Classification

(51) Int. Cl.

H01L 29/78 (2006.01)H01L 29/06 (2006.01)

(2006.01)H01L 29/423 (2006.01)H01L 29/66

(52) U.S. Cl.

CPC H01L 29/7813 (2013.01); H01L 29/0692 (2013.01); H01L 29/4236 (2013.01); H01L 29/66734 (2013.01)

(57)ABSTRACT

A trench transistor with nonlinear gate-oxide-semiconductor boundary layout, and method of manufacture is provided. The trench transistor includes a gate region, an oxide region adjacent to the gate region, and a semiconductor region adjacent to the oxide region. The semiconductor region includes a channel region along a gate-oxide-semiconductor boundary. The channel region is configured to conduct current along the gate-oxide-semiconductor boundary when the transistor is turned on. The gate-oxide-semiconductor boundary has a nonlinear shape.

