

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0215240 A1

Jun. 27, 2024 (43) **Pub. Date:**

(54) NAND PLANE BOUNDARY SHRINK

(71) Applicant: SanDisk Technologies LLC, Addison, TX (US)

(72) Inventors: **Ohwon Kwon**, Pleasanton, CA (US);

Yuki Mizutani, San Jose, CA (US); Arka Ganguly, Scotts Valley, CA (US); Kou Tei, San Jose, CA (US); Yonggang

Wu, San Jose, CA (US)

(73) Assignee: SanDisk Technologies LLC, Addison,

TX (US)

(21) Appl. No.: 18/358,584

(22) Filed: Jul. 25, 2023

Related U.S. Application Data

(60) Provisional application No. 63/477,040, filed on Dec. 23, 2022.

Publication Classification

(51) Int. Cl. H10B 43/27 (2006.01) H10B 41/27 (2006.01)

H10B 41/41 (2006.01)H10B 43/40 (2006.01)

(52) U.S. Cl.

CPC H10B 43/27 (2023.02); H10B 41/27 (2023.02); H10B 41/41 (2023.02); H10B 43/40 (2023.02)

(57)ABSTRACT

Technology is disclosed herein for a memory device having a narrow gap between planes and a method of shrinking the gap between planes. A first and second adjacent planes each has a word line (WL) hookup region at mid-plane. A dummy array region resides between the two planes. The dummy array region may contain a stack of alternating layers of a first insulating material and a second insulating material. There is a first electrical isolation structure between the dummy array region and a stack in the first plane. There is a second electrical isolation structure between the dummy array region and a stack in a second plane. The electrical isolation structures may be formed in narrow trenches. The combination of the dummy array region and the two electrical isolation structures results in a very short gap between the adjacent planes.

