

(19) United States

(12) Patent Application Publication (10) Pub. No.: US 2024/0179919 A1

May 30, 2024 (43) **Pub. Date:**

(54) VERTICAL THIN-FILM TRANSISTOR AND APPLICATION AS BIT-LINE CONNECTOR FOR 3-DIMENSIONAL MEMORY ARRAYS

- (71) Applicant: SunRise Memory Corporation, San Jose, CA (US)
- (72) Inventors: **Tianhong Yan**, Saratoga, CA (US); Scott Brad Herner, Portland, OR (US): Jie Zhou, San Jose, CA (US); Wu-Yi Henry Chien, San Jose, CA (US); Eli Harari, Saratoga, CA (US)
- (21) Appl. No.: 18/436,365
- (22) Filed: Feb. 8, 2024

Related U.S. Application Data

- Continuation of application No. 17/804,986, filed on Jun. 1, 2022, now Pat. No. 11,910,612, which is a continuation of application No. 16/786,463, filed on Feb. 10, 2020, now Pat. No. 11,398,492.
- Provisional application No. 62/947,405, filed on Dec. 12, 2019, provisional application No. 62/804,080, filed on Feb. 11, 2019.

Publication Classification

(51)	Int. Cl.	
	H10B 43/40	(2006.01)
	H01L 21/02	(2006.01)
	H01L 21/225	(2006.01)
	H01L 21/311	(2006.01)
	H01L 21/3205	(2006.01)
	H01L 23/528	(2006.01)

H01L 29/45	(2006.01)
H01L 29/66	(2006.01)
H01L 29/786	(2006.01)
H10B 43/10	(2006.01)
H10B 43/27	(2006.01)

CPC H10B 43/40 (2023.02); H01L 21/02164 (2013.01); H01L 21/0217 (2013.01); H01L 21/02532 (2013.01); H01L 21/02592 (2013.01); H01L 21/2251 (2013.01); H01L

21/31111 (2013.01); H01L 21/32053 (2013.01); H01L 23/528 (2013.01); H01L 29/458 (2013.01); H01L 29/665 (2013.01); H01L 29/66742 (2013.01); H01L 29/78642 (2013.01); H10B 43/10 (2023.02); H10B 43/27 (2023.02)

(57)**ABSTRACT**

(52) U.S. Cl.

A memory circuit includes: (i) a semiconductor substrate having a planar surface, the semiconductor substrate having formed therein circuitry for memory operations; (ii) a memory array formed above the planar surface, the memory array having one or more electrodes to memory circuits in the memory array, the conductors each extending along a direction substantially parallel to the planar surface; and (iii) one or more transistors each formed above, alongside or below a corresponding one of the electrodes but above the planar surface of the semiconductor substrate, each transistor (a) having first and second drain/source region and a gate region each formed out of a semiconductor material, wherein the first drain/source region, the second drain/ source region or the gate region has formed thereon a metal silicide layer; and (b) selectively connecting the corresponding electrode to the circuitry for memory operations.

