

enet0_mii_rx_clk
enet0_mii_rx_dv
pclk_l
vsync_l
href_l
pixel_data_l[7:0]
ov7670_AXIS_L
pclk
vsync
href
d[7:0]
m_axis
m_axis_tdata[15:0]
m_axis_tlast
m_axis_tuser
m_axis_tvalid
m_axis_tready
aclk
ov7670_axi_stream_capture_v1_0
AXIS_FIFO_L
S_AXIS
s_axis_tdata[15:0]
s_axis_tlast
s_axis_tready
s_axis_tuser[0:0]
s_axis_tvalid
s_axis_aresetn
s_axis_aclk
m_axis_aclk
M_AXIS
m_axis_tdata[15:0]
m_axis_tlast
m_axis_tready
m_axis_tvalid
AXI4-Stream Data FIFO
axi_dma_L
S_AXI_LITE
S_AXIS_S2MM
s_axis_s2mm_tdata[15:0]
s_axis_s2mm_tlast
s_axis_s2mm_tready
s_axis_s2mm_tvalid
axi_lite_aclk
axi_s2mm_aclk
axi_resetn
M_AXI_S2MM
s2mm_prmry_reset_out_n
s2mm_introut
AXI Direct Memory Access
axi_mem_intercon
S00_AXI
S01_AXI
ACLK
ARESETN
S00_ACLK
S00_ARESETN
M00_ACLK
M00_ARESETN
S01_ACLK
S01_ARESETN
M00_AXI
AXI Interconnect (Discontinued)
processing_system7_0
GMII_ETHERNET_0
ENET0_GMII_TX_EN[0:0]
ENET0_GMII_TXD[7:0]
ENET0_GMII_TX_CLK
ENET0_GMII_RX_DV
ENET0_GMII_RX_CLK
ENET0_GMII_RXD[7:0]
MDIO_ETHERNET_0
GPIO_0
DDR
FIXED_IO
M_AXI_GP0
FCLK_CLK0
FCLK_RESET0_N
S_AXI_HP0_FIFO_CTRL
S_AXI_HP0
ENET0_EXT_INTIN
M_AXI_GP0_ACLK
S_AXI_HP0_ACLK
IRQ_F2P[1:0]
ZYNQ
ZYNQ7 Processing System
enet0_mii_tx_en[0:0]
enet0_mdio
emio
ddr
fixed_io
enet0_mii_tx_clk
proc_sys_reset_0
slowest_sync_clk
ext_reset_in
aux_reset_in
mb_debug_sys_rst
dcm_locked
mb_reset
bus_struct_reset[0:0]
peripheral_reset[0:0]
interconnect_aresetn[0:0]
peripheral_aresetn[0:0]
Processor System Reset
interrupts
In[0:0]
In1[0:0]
dout[1:0]
Concat (Discontinued)
xlslice_mii_tx
Din[7:0]
Dout[3:0]
Slice (Discontinued)
enet0_mii_txd[3:0]
enet0_mii_rxd[3:0]
axi_smc
S00_AXI
aclk
aresetn
M00_AXI
M01_AXI
AXI SmartConnect
xlconstant_mii_rx
dout[3:0]
Constant (Discontinued)
xlconcat_mii_rx
In0[3:0]
In1[3:0]
dout[7:0]
Concat (Discontinued)
axi_dma_R
ov7670_AXIS_R
pclk_r
vsync_r
href_r
pixel_data_r[7:0]
start_btn_l
start_btn_r
camera_config_L
clk
start
done_led
pwdn
cam_rst_n
xclk
siod
sioc
camera_config_top_v1_0
camera_config_R
siod_l
sioc_l
pwdn_r
cam_rst_n_r
xclk_l
xclk_r
siod_r
sioc_r