

计算机组成原理

Principles of Computer Organization

第8讲 计算机中数的运算||

定点加减法及溢出判断; ALU结构

主讲教师: 石 侃

shikan@ict.ac.cn

2025年3月19日

二、加减法运算

6.3

- 1. 补码加减运算公式
 - (1) 加法

整数
$$[A]_{\stackrel{?}{\uparrow}_1} + [B]_{\stackrel{?}{\uparrow}_1} = [A+B]_{\stackrel{?}{\uparrow}_1} \pmod{2^{n+1}}$$

小数
$$[A]_{\stackrel{?}{\nmid 1}} + [B]_{\stackrel{?}{\nmid 1}} = [A+B]_{\stackrel{?}{\nmid 1}} \pmod{2}$$

(2) 减法

$$A-B = A+(-B)$$

整数 $[A-B]_{\stackrel{?}{\nmid h}} = [A+(-B)]_{\stackrel{?}{\nmid h}} = [A]_{\stackrel{?}{\nmid h}} + [-B]_{\stackrel{?}{\nmid h}} \pmod{2^{n+1}}$

小数 $[A-B]_{\stackrel{?}{\not=}} = [A+(-B)]_{\stackrel{?}{\not=}} = [A]_{\stackrel{?}{\not=}} + [-B]_{\stackrel{?}{\not=}} \pmod{2}$

连同符号位一起相加,符号位产生的进位自然丢掉

2. 举例

6.3

0.1011

0.0101

0.0110

例 6.18 设 A = 0.1011, B = -0.0101 求 [A + B]

验证

解: $[A]_{\stackrel{?}{\text{\tiny h}}} = 0.1011$

 $+[B]_{\stackrel{?}{\neq}} = 1.1011$

 $[A]_{\stackrel{?}{\uparrow}} + [B]_{\stackrel{?}{\uparrow}} = 10.0110 = [A + B]_{\stackrel{?}{\uparrow}}$

$$A + B = 0.0110$$

例 6.19 设 A = -9, B = -5

求 [A+B]_补

验证

解: $[A]_{\stackrel{.}{N}} = 1,0111$


 $+[B]_{\stackrel{*}{\not=}} = 1, 1011$

-1001 + -0101

 $[A]_{2} + [B]_{2} = 11, 0010 = [A + B]_{2} - 1110$

$$A + B = -1110$$

解:
$$A = 15 = 0001111$$
 $B = 24 = 0011000$
 $[A]_{\stackrel{}{\uparrow}} = 0,0001111$
 $+ [-B]_{\stackrel{}{\downarrow}} = 1,1101000$



 $[A]_{3/3} + [-B]_{3/3} = 1,11101111 = [A-B]_{3/3}$

$$A - B = -1001 = -9$$

(-97)-(41)= -138 超出了8位 机器字长的 表示范围②

练习 2 设机器数字长为 8 位 (含 1 位符号位) 且 A = -97, B = +41,用补码求 A - B

A - B = +1110110 = +118 错

跨3.溢出判断

A = -97, B = +41 $[A - B]_{\stackrel{?}{\nmid h}} = [A]_{\stackrel{?}{\nmid h}} + [-B]_{\stackrel{?}{\nmid h}}$ = 10011111 =101110110 = +118

6.3

(1) 一位符号位判溢出

参加操作(不论加减)的 两个数(减法时即为 被减数和"求补"以后的减数)符号相同,而其 结果的符号与原操作数的符号不同,即为溢出

硬件实现

异或操作

符号位的进位 🕀 最高有效位的进位 = 1

溢出

如

$$1 \oplus 1 = 0$$
 大海田

(2) 两位符号位判溢出

6.3

$$[x]_{\dagger h'} = \begin{cases} x & 1 > x \ge 0 \\ 4 + x & 0 > x \ge -1 \pmod{4} \end{cases}$$

双符号位补码, 或称变形补码, 用于溢出判断和 浮点数中的阶码 运算

$$[x]_{\norm{1}{k'}} + [y]_{\norm{1}{k'}} = [x+y]_{\norm{1}{k'}} \pmod{4}$$

$$[x-y]_{\not{\uparrow}} = [x]_{\not{\uparrow}} + [-y]_{\not{\uparrow}} \pmod{4}$$

小数或整数 都是一样的 判断规则

结果的双符号位 相同

未溢出

 $00, \times \times \times \times$

11, XXXXX

结果的双符号位 不同


溢出

 $10, \times \times \times \times \times$


 $01, \times \times \times \times \times$

最高符号位(左符) 代表其 真正的符号

6.3



🎥 🎥 4. 补码加减法的硬件配置



A(或称ACC)、X均n+1位寄存器

G、为加法标记;用减法标记 G、控制求补逻辑











● ● △: 算术逻辑单元 ALU






- ☐ ALU / Arithmetic Logic Unit
- ☐ Appendix Chapter "The Basics of Logic Design" in COD
 - Computer Organization and Design, The Hardware/Software Interface
 - Appendix B of COD5E
 - Appendix C of COD4ER
 - Appendix B of COD3E
 - 注: 教材第6.5节以ALU电路为主,这里强调逻辑结构和控制








ALU: The key part of instruction execution








Designing an ALU





ALU control input 000 And and 001 Or or 010 Add add, lw, sw 110 Subtract sub, beq 111 Slt slt

相应的ALU内部

•1w/sw: load word /

store word

•beq: branch on equal


•slt: set on less than

(有符号整数比较)

LW in MIPS32 Instruction Set









来自MIPS32指令手册《MIPS32™ Architecture For Programmers Volume II, Revision 0.95》(MIPS_Vol 2.pdf),第130页

1-bit ALU



☐ This 1-bit ALU will perform AND, OR, and ADD







32-bit ALU



1-bit ALU



32-bit ALU



How About Subtraction?



☐ Keep in mind the following:

Binvert

• (A - B) is the same as: A + (-B)

• 2's Complement negate: Take the inverse of every bit and add 1

☐ Bit-wise inverse of B is defined as !B here:


• A - B = A + (-B) = A + (!B + 1) = A + !B + 1


Operation

对减数进行<u>求补</u>操作: 按位取反并加1

注意: Verilog中两个 单目运算符的不同 (逻辑取非)

~ (按位取反)






Overflow Detection Logic



 \square Carry into MSB! = Carry out of MSB

For a N-bit ALU: Overflow = CarryIn[N - 1] XOR CarryOut[N - 1]




Zero Detection Logic



☐ Zero Detection Logic is just one BIG NOR gate


Any non-zero input to the NOR gate will cause its output to be zero



Slt: Set-on-less-than



- ☐ We are mostly there!
- ☐ What is less-than in an Slt operation?
 - A < B => (A B) < 0
 - Do a subtract
- ☐ If true, set LSB of result to 1 and all other bits to 0 LSB: least-significant bit
 - Use sign bit
- MSB: most-significant bit
- route the sign bit to bit#0 of result
- all other bits are set to zero
- □ 做减法的同时,若不溢出(Overflow=0),把ALU减法结果符号位送至最低位ALU的Less输入端,其他位ALU的Less输入置零,最终输出所有的Less到Result
- □ Slt为有符号整数比较,最高符号位还需与Overflow进行异或操作才能供给最低位ALU的Less输入端




Full ALU (一种可能的实现)

要执行这几条指令时,ALU模块 端口控制信号应赋值成什么?








Ripple Carry Adder (行波进位加法器)






☐ The adder we just built is called a "Ripple Carry Adder"

- The carry bit may have to propagate from LSB to MSB
- Disadvantage worst case delay for an N-bit RC adder: 2N-gate delay





The point -> ripple carry adders are slow. Faster addition schemes are possible that *accelerate* the movement of the carry from one end to the other. 详见唐朔飞教材6.5.2