



中国科学院大学
University of Chinese Academy of Sciences

B0911006Y-01

2024-2025学年春季学期

计算机组成原理

Principles of Computer Organization

多周期处理器 I


源起、数据通路设计

主讲教师：石 侃
shikan@ict.ac.cn

2025年5月19日


A Single Cycle CPU

- (without control logic)




Why a Multiple Cycle CPU?

- The problem => single-cycle cpu has a cycle time long enough to complete the **longest** instruction in the machine
- The solution => break up execution into smaller tasks, each task taking a cycle, different instructions requiring different numbers of cycles or tasks
- Other advantages => reuse of functional units (e.g., alu, memory)
- $ET = IC * CPI * CT$




High Level View



- A **single memory unit** is used for both instructions and data.
- There is a **single ALU**, rather than an ALU and two adders.
- **One or more registers** are added after every major functional unit to hold the output of that unit until the value is used in a subsequent clock cycle

Breaking Execution into Clock Cycles


- We will have five execution steps (**not all instructions use all five**)
 - Fetch
 - Decode & register fetch
 - Execute
 - Memory access
 - Write-back
- We will use Register-Transfer-Language (RTL) to describe these steps



Breaking Execution into Clock Cycles


- Introduces extra registers when:
 - Signal is **computed** in one clock cycle and **used** in another, AND
 - The inputs to the functional block that outputs this signal can **change** before the signal is written into a state element.
- The goal is to **balance** the amount of work done each cycle.
- Significantly complicates control. **Why?**

Multi-Cycle Datapath




- Intermediate latches
- One ALU
- One memory

Multicycle Datapath with Control Signals



Control Unit



Actions of Control Signals



Signal name	Effect when deasserted	Effect when asserted
RegDst	The register file destination number for the Write register comes from the rt field.	The register file destination number for the Write register comes from the rd field.
RegWrite	None.	The general-purpose register selected by the Write register number is written with the value of the Write data input.
ALUSrcA	The first ALU operand is the PC.	The first ALU operand comes from the A register.
MemRead	None.	Content of memory at the location specified by the Address input is put on Memory data output.
MemWrite	None.	Memory contents at the location specified by the Address input is replaced by value on Write data input.
MemtoReg	The value fed to the register file Write data input comes from ALUOut.	The value fed to the register file Write data input comes from the MDR.
lorD	The PC is used to supply the address to the memory unit.	ALUOut is used to supply the address to the memory unit.
IRWrite	None.	The output of the memory is written into the IR.
PCWrite	None.	The PC is written; the source is controlled by PCSource.
PCWriteCond	None.	The PC is written if the Zero output from the ALU is also active.


Signal name	Value (binary)	Effect
ALUOp	00	The ALU performs an add operation.
	01	The ALU performs a subtract operation.
	10	The funct field of the instruction determines the ALU operation.
ALUSrcB	00	The second input to the ALU comes from the B register.
	01	The second input to the ALU is the constant 4.
	10	The second input to the ALU is the sign-extended, lower 16 bits of the IR.
	11	The second input to the ALU is the sign-extended, lower 16 bits of the IR shifted left 2 bits.
PCSource	00	Output of the ALU ($PC + 4$) is sent to the PC for writing.
	01	The contents of ALUOut (the branch target address) are sent to the PC for writing.
	10	The jump target address ($IR[25:0]$ shifted left 2 bits and concatenated with $PC + 4[31:28]$) is sent to the PC for writing.

Breaking the Instruction Execution into Clock Cycles

1. Fetch


- $IR = Mem[PC]$
- $PC = PC + 4$
 - *May not be final value of PC*

1. Instruction Fetch



IR = Memory[PC]
PC = PC + 4

1. Instruction Fetch




IR = Memory[PC]
PC = PC + 4

2. Instruction Decode and Register Fetch

- $A = \text{Reg}[\text{IR}[25:21]]$
- $B = \text{Reg}[\text{IR}[20:16]]$
- $\text{ALUOut} = \text{PC} + (\text{sign-extend}(\text{IR}[15:0]) \ll 2)$
- Compute target before we know if it will be used (may not be branch, branch may not be taken)
- **ALUOut** is a new state element (temp register)
- Everything up to this point must be **Instruction-independent**, because we still haven't decoded the instruction.
- Everything instruction (opcode)-dependent from here on.

2. Instruction Decode and Register Fetch




A = Register[IR[25-21]]

B = Register[IR[20-16]]

ALUOut = PC + (sign-extend (IR[15-0]) << 2)

2. Instruction Decode and Register Fetch



A = Register[IR[25-21]]


B = Register[IR[20-16]]

ALUOut = PC + (sign-extend (IR[15-0]) << 2)

3. Execution, Memory Address Computation, or Branch Completion


- Memory reference (load or store)
 - $ALUOut = A + \text{sign-extend}(IR[15:0])$
- R-type
 - $ALUout = A \text{ op } B$
- Branch
 - if $(A == B)$ $PC = ALUOut$
- Jump
 - $PC = \{PC[31:28], IR[25:0], 2'b00\}$
- *At this point, Branch is complete, and we start over; others require more cycles.*

3. Memory Address Computation




$$\text{ALUout} = A + \text{sign-extend}(\text{IR}[15-0])$$

3. Execution (R-Type)




$$\text{ALUout} = A \text{ op } B$$

3. Branch Completion



if (A == B) PC = ALUOut

3. Jump Completion




$$PC = \{PC[31:28], (IR[25:0] \ll 2)\}$$

4. Memory access or R-type completion


- Memory reference (load or store)
 - Load
 - $MDR = Mem[ALUout]$
 - Store
 - $Mem[ALUout] = B$
- R-type
 - $Reg[IR[15-11]] = ALUout$
- *R-type is complete, store is complete.*

4. Memory Access Load




Memory-data-register = Memory[ALUOut]

4. Memory Access Load




Memory-data-register = Memory[ALUout]

4. Memory Access Store




Memory[ALUout] = B

4. Memory Access Store Completion



Memory[ALUout] = B

4. R-Type Completion




Reg[IR[15-11]] = ALUout

5. Memory Write-Back (Memory Read Completion)

- $\text{Reg}[\text{IR}[20:16]] = \text{MDR}$
- *Load is complete*

5. Load Write-Back




Reg[IR[20:16]] = Memory-data-register

Summary of Execution Steps

Step Name	Action for R-type instructions	Action for memory-reference instructions	Action for branches	Action for jumps
Instruction fetch	$IR \leq Memory[PC]$ $PC \leq PC + 4$			
Instruction decode / register fetch	$A \leq Reg[IR[25:21]]$ $B \leq Reg[IR[20:16]]$ $ALUOut \leq PC + (sign-extend(IR[15:0]) \ll 2)$			
Execution, address computation, branch/jump completion	$ALUOut \leq A \text{ op } B$	$ALUOut \leq A + sign-extend(IR[15:0])$	if (A == B) $PC \leq ALUOut$	$PC \leq \{PC[31:28], IR[25:0], 2'b00\}$
Memory access or R-type completion Memory read completion	$Reg[IR[15:11]] \leq ALUOut$	Load: $MDR \leq Memory[ALUOut]$ Or Store: $Memory[ALUOut] \leq B$ Load: $Reg[IR[20:16]] \leq MDR$		

Wrap-up: Draft datapath of a MC CPU



- A **single memory unit** is used for both instructions and data.
- There is a **single ALU**, rather than an ALU and two adders.
- **One or more registers** are added after every major functional unit to hold the output of that unit until the value is used in a subsequent clock cycle