
### XCM-023-100T Memory Interface Generator

#### Next




- MIG Output Options
  Create Design
- · Component Name

Any Name

· Multi Controller

Number of controllers: 1




· Pin compatible FPGAs

Artix7


7a

xc7a100ti-fgg484



## · Memory Selection

#### DDR3 SDRAM



· Clock period

2500 ps

· Memory Type

Components

· Memory Part

MT41K64M16XX-107

· Memory Voltage

1.5V

· Data Width

16

· Data Mask


True

· Number of Bank Machines

8

ORDERING

Strict



• Input Clock Period

5000 ps

Read Burst Type and Length

Sequential

· Output Driver Impedance Control

RZQ/7

· RTT


RZQ/6

· Controller Chip Select Pin

Disable

· Memory Address Mapping Selection

BANK ROW COLUMN



· System Clock

No Buffer

· Reference Clock

Use System Clock

· System Reset Polarity

**ACTIVE LOW** 

· Debug Signals for Memory Controller

OFF

· Internal Vref


False

· IO Power Reduction


ON

· XADC Instactiation

Enabled




# Internal Termination Impedance 50 Ohms



#### · Pin/Bank Selection Mode


Fixed Pin Out: Pre-existing pin out is known and fixed



#### Read XDC/UCF


 $Download: https://github.com/komihori/XCM-023-100T/blob/main/XCM023B \\ memorypinout.ucf$ 

Open: XCM023Bmemorypinout.ucf




Click: Validate


Click: OK




### · System Signals

Signal Name	Bank Number	Pin Number
sys_rst	Select Bank	No Connect
init_calib_complete	Select Bank	No Connect
tg_compare_error	Select Bank	No Connect






Select: Accept





#### Click: Generate



· Synthesis Options

Out of context per IP

· Run Settings

On local host: Any

Click: Generate

