# Laboratory Exercise 5

## Timers and Real-time Clock

The purpose of this exercise is to study the use of clocks in timed circuits. The designed circuits are to be implemented on an Altera DE1 board.

# **Background**

In VHDL language we can describe a variable-size counter by using a *generic* declaration. An example of an *n*-bit counter is shown in Figure 1.

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_signed.all;
entity counter is
    generic (
        n : natural := 4;
    );
    port (
        clock : in STD_LOGIC;
        reset_n : in STD_LOGIC;
        Q : out STD_LOGIC_VECTOR(n-1 downto 0)
    );
end entity;
architecture rtl of counter is
    signal value : std_logic_vector(n-1 downto 0);
begin
    PROCESS(clock, reset_n)
    begin
        if (reset_n = '0') then
            value <= (OTHERS => '0');
        elsif ((clock'event) and (clock = '1')) then
            value <= value + 1;</pre>
        end if;
    end process;
    Q <= value;
end rtl;
```

Figure 1: A VHDL description of an *n*-bit counter.

The parameter n specifies the number of bits in the counter. A particular value of this parameter is defined by using a **generic map** statement. For example, an 8-bit counter can be specified as:

```
eight_bit: counter
  generic map( n => 8 )
  port map eight_bit(clock, reset_n, Q);
```

By using parameters we can instantiate counters of different sizes in a logic circuit, without having to create a new module for each counter.

#### Part I

Create a modulo-k counter by modifying the design of an 8-bit counter to contain an additional parameter. The counter should count from 0 to k-1. When the counter reaches the value k-1 the value that follows should be 0.

Your circuit should use pushbutton  $KEY_0$  as an asynchronous reset,  $KEY_1$  as a manual clock input. The contents of the counter should be displayed on red LEDs. Compile your design with Quartus II software, download your design onto a DE1 board, and test its operation. Perform the following steps:

- 1. Create a new Quartus II project which will be used to implement the desired circuit on the DE1 board.
- 2. Write a VHDL file that specifies the desired circuit.
- 3. Include the VHDL file in your project and compile the circuit.
- 4. Simulate the designed circuit to verify its functionality.
- 5. Assign the pins on the FPGA to connect to the lights and pushbutton switches, by importing the pin-assignment file *DE1\_pin\_assignments.qsf*.
- 6. Recompile the circuit and download it into the FPGA chip.
- 7. Verify that your circuit works correctly by observing the display.

### Part II

Implement a 3-digit BCD counter. Display the contents of the counter on the 7-segment displays, HEX2-0. Derive a control signal, from the 50-MHz clock signal provided on the DE1 board, to increment the contents of the counter at one-second intervals. Use the pushbutton switch  $KEY_0$  to reset the counter to 0.

#### Part III

Design and implement a circuit on the DE1 board that acts as a real-time clock. It should display the minutes (from 0 to 60) on HEX3-2 and the seconds (from 0 to 60) on HEX1-0. Use the switches  $SW_{7-0}$  to preset the minute part of the time displayed by the clock.

#### Part IV

An early method of telegraph communication was based on the Morse code. This code uses patterns of short and long pulses to represent a message. Each letter is represented as a sequence of dots (a short pulse), and dashes (a long pulse). For example, the first eight letters of the alphabet have the following representation:

A •—
B —•••
C —•—•
D —••
E •
F ••—•
G ——•

Design and implement a circuit that takes as input one of the first eight letters of the alphabet and displays the Morse code for it on a red LED. Your circuit should use switches  $SW_{2-0}$  and pushbuttons  $KEY_{1-0}$  as inputs. When a user presses  $KEY_1$ , the circuit should display the Morse code for a letter specified by  $SW_{2-0}$  (000 for A, 001 for B, etc.), using 0.5-second pulses to represent dots, and 1.5-second pulses to represent dashes. Pushbutton  $KEY_0$  should function as an asynchronous reset. A high-level schematic diagram of the circuit is shown in Figure 2.




Figure 2: High-level schematic diagram of the circuit for part IV.

**Hint:** Use a counter to generate 0.5-second pulses, and another counter to keep the  $LEDR_0$  light on for either 0.5 or 1.5 seconds.

# Preparation

The recommended preparation for this laboratory exercise includes:

- 1. VHDL code for Part I
- 2. Simulation of the VHDL code for Part I
- 3. VHDL code for **Part II**
- 4. VHDL code for **Part III**

Copyright ©2011 Altera Corporation.