


COMBINATIONAL LOGIC

→ When logic gates are connected together to produce a specified combinations of input variables with no storage involved, the resulting circuit is called combinational logic circuit.

→ Combinational circuit may have ' n ' input variables and ' m ' output variables.

Block diagram of a combinational circuit



→ In combinational logic circuit, the output variables are at all times dependent on the combinations of input variables.

→ Circuit:- It is closed path in the combination of active & passive element


→ logic circuit? It is closed path in the combination of logic gates

- Combinational circuits are used in many applications
 - ① Arithmetic and Boolean operations e.g.: Arithmetic.
 - ② Digital Signal Processing e.g. Binary multipliers
 - ③ Computers e.g. to perform operations on data.
 - ④ Digital calculators
 - ⑤ Robotics and digital communications.

Logic circuit

Combinational

- It has 'n' number of inputs and 'm' number of outputs
- Output depends on present input
- Time delay is less



→ No feedback

Examples

- (1) Adders
- (2) Subtractors
- (3) Decoders
- (4) Encoders
- (5) Multiplexers
- (6) Demultiplexers
- (7) Multipliers
- (8) Comparators.


→ Circuit is simple to construct.

→ Circuit complexity is less.

Sequential

- It has 'n' number of inputs but output depends on present input and past output.

→ Time delay is more



→ Feedback present

→ Complex to design and construct

Examples :-

- (1) Registers
- (2) Counters
- (3) Circuits like serial binary adders

→ Circuit complexity is more.

Analysis procedure:-

(2)

Steps of analysis of Combinational circuit:

- first
- ① make sure that the given circuit is combinational circuit and not the sequential circuit. The combinational circuit has logic gates with no feedback path (or) memory elements
- ② label the all gate outputs that are function of input variables with arbitrary symbols, and determine the boolean functions for each gate output
- ③ Label the gates that are a function of input variables and previously labelled gates and determine the boolean function for them.
- ④ Repeat the step 3, until the boolean function for outputs of the circuit are obtained.
- ⑤ finally, substituting previously defined boolean functions, obtain the output boolean functions in terms of output variables.

Designing procedures and Design procedure: (3)

(a)

Designing steps for a combinational logic circuits

- ① Observe / Analyse the required input and output variables
 - ② Determine the required input and output variables
 - ③ Assign letters (or) symbols to the input variables
 - ④ Make the table that defines required relationship
 - ⑤ Determine the simplified boolean expression using k-map
 - ⑥ Draw the logic diagram
- Example :- Design a combinational circuit with two inputs, which produce output is logic '0' when any one input is ONE.

Two inputs $\Rightarrow A, B$ output $\Rightarrow Y$.


$$2^n = 2^2 = 4 \text{ combinations}$$

A \backslash B

	0	1
0	1	0
1	0	1

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

$$Y = \bar{A} \bar{B}$$




Example: Design a 3-bit combinational circuit which produces a logic output when more than one input variables are at logic 1.


Step 1: Define the truth table for the given statement

Step 2: Obtain simplified Boolean expression.

A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1




Step 3: Draw logic diagram.



Example:- Design a Combinational logic circuit with 4 inputs A, B, C, D. The output Y goes high if and only if A and C inputs are high. Draw the truth table, minimize the Boolean function using K-map. Draw the circuit diagram.


(4)

A	B	C	D	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	0	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0



$$\begin{array}{l}
 \text{AB CD} \\
 \begin{array}{r}
 | \times 1 \times \\
 | \times 1 0
 \end{array} \\
 \hline
 \underline{\text{AC}}
 \end{array}$$

logic diagram



* Adders and Subtractors

* Arithmetic Circuits

* Adders:- The basic operation in digital computer is binary addition. The circuit which perform addition of binary bits are called as "Adder".

* The most basic ~~most~~ operation, is the addition of two binary digits, the simple addition consists of four possible elementary operations namely

$$0+0=0$$

$$0+1=1$$

$$1+0=0$$

$$1+1=(10)_2$$

* The first three operations procedure a sum whose length is one digit, but when the last operation is performed sum is two digits. The higher significant bit of this result is called 'carry', the lower significant bit is called 'sum'

→ The logic circuit which performs this operation is called "Half Adder"

* Half-adder *

(5)

- * The logic circuit which performs the addition of two bits is called a "Half adder".
- * The half adder operation needs two binary inputs "Augend" and "addend" bits, and the binary outputs are "sum" and "carry".

*



Input		Output	
A	B	sum	carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Truth table for Half adder

- * K-map Simplification for sum and carry :

for sum

		0	1
		0	1
A	0	0	1
	1	1	0

for carry

		0	1
		0	0
A	0	0	0
	1	0	1


$$\begin{array}{l} AB \\ \hline 10 \\ \hline \overline{AB} \end{array}$$

$$\begin{array}{l} AB \\ \hline 01 \\ \hline \overline{AB} \end{array}$$

$$\text{Sum} = \overline{AB} + \overline{\overline{AB}}$$

$$\begin{array}{l} AB \\ \hline 11 \\ \hline \overline{AB} \end{array}$$


$$\text{Carry} = \overline{AB}$$



logic diagram of half adder

* full adder *

- * A full adder is a combinational circuit that forms the arithmetic sum of three input bits.
- * It consists of three inputs and two outputs.
- * Two of the input variables denoted by A and B. Represent the two significant bits to be added. The third input C_{in} represents the carry from the previous lower significant position.



Block diagram of
Full adder

Truth table for full adder

Input			Output	
A	B	C _{in}	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

for sum

	00	01	11	10
0	0	1	0	1
1	1	0	1	0

BC

sum (K-map)

$$\begin{array}{ccc} A & B & C \\ 0 & 0 & 0 \\ \hline 1 & 0 & 0 \end{array}$$

$$\begin{array}{c} 1 \\ \hline A \end{array}$$

$$\begin{array}{c} \overline{B} \\ \hline C \end{array}$$

$$\begin{array}{ccc} A & B & C \\ 1 & 1 & 1 \\ \hline A & B & C \end{array}$$

$$\begin{array}{c} \overline{A} \\ \hline B \end{array}$$

$$\begin{array}{ccc} A & B & C \\ 0 & 0 & 1 \\ \hline \end{array}$$


$$\begin{array}{c} \overline{A} \\ \hline \overline{B} \\ \hline C \end{array}$$

$$\begin{array}{ccc} A & B & C \\ 0 & 1 & 0 \\ \hline \overline{A} \\ \hline \overline{B} \\ \hline C \end{array}$$


$$\begin{aligned} f &= A\overline{B}\overline{C} + \overline{A}\overline{B}C + A\overline{B}C + \overline{A}\overline{B}\overline{C} \\ &= \overline{A}(\overline{B}C + BC) + A(\overline{B}\overline{C} + BC) \\ &= \overline{A}(B \oplus C) + AC(\overline{B} \oplus C) \end{aligned}$$

$$F = A \oplus (B \oplus C)$$


$$\text{sum} = A \oplus (B \oplus C)$$



AB



AC



BC

$$\text{carry} = AC + AB + BC$$

for carry

	00	01	11	10
0	0	1	1	0
1	0	0	1	1

BC

carry (K-map)

$$\begin{array}{ccc} A & B & C \\ 0 & 0 & 0 \\ \hline 1 & 0 & 1 \\ \hline \end{array}$$


$$\begin{array}{ccc} A & B & C \\ 1 & 1 & 0 \\ \hline 1 & 1 & 0 \\ \hline \end{array}$$

$$\begin{array}{c} \overline{A} \\ \hline C \end{array}$$

$$\begin{array}{c} \overline{A} \\ \hline \overline{B} \\ \hline C \end{array}$$

$$\begin{array}{c} \overline{B} \\ \hline C \end{array}$$

$$f = AC + AB + BC$$



* Subtractor *

→ The subtraction consists of four possible elementary operations namely

$$0-0=0$$

$$0-1=1 \text{ with '1' borrow}$$

$$1-0=1$$

$$1-1=0$$

→ In all operations, each subtractend bit is subtracted from minuend bit


→ In case of second operation the minuend bit is smaller than the subtractend bit hence '1' is borrowed.

* Half Subtractor *

→ A Half Subtractor is a combinational circuit that subtracts two bits and gives two outputs one is difference, another one is Borrow

Inputs		Outputs	
A	B	Difference	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Truth table of half subtractor



K-map Simplification

for difference

$$\begin{array}{c}
 \text{K-map} \\
 \begin{array}{|c|c|c|c|} \hline
 & 0 & 1 \\ \hline
 0 & 0 & 0 \\ \hline
 1 & 1 & 0 \\ \hline
 \end{array}
 \end{math>
$$\begin{array}{c}
 \text{AB} \\
 \begin{array}{r} 10 \\ \hline AB \end{array}
 \end{math>
$$\begin{array}{c}
 \text{AB} \\
 \begin{array}{r} 01 \\ \hline \bar{A}\bar{B} \end{array}
 \end{math>$$$$$$


$$\text{Difference} = A\bar{B} + \bar{A}B$$

$$\boxed{\text{Difference} = A \oplus B}$$

for Borrow

$$\begin{array}{c}
 \text{K-map} \\
 \begin{array}{|c|c|c|c|} \hline
 & 0 & 1 \\ \hline
 0 & 0 & 0 \\ \hline
 1 & 0 & 0 \\ \hline
 \end{array}
 \end{math>
$$\begin{array}{c}
 \text{AB} \\
 \begin{array}{r} 01 \\ \hline \bar{A}\bar{B} \end{array}
 \end{math>$$$$


$$\begin{array}{c}
 \text{Borrow} = \bar{A}B
 \end{array}$$



Logic circuit for half subtractor

* Full Subtractor *

→ Full Subtractor is combinational logic circuit which is used to subtract three bits and produce two outputs Difference and Borrow.



Inputs			Outputs	
A	B	C	Difference	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
0	1	0	1	0
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

K-map simplification

For difference

$$\begin{array}{c}
 \text{K-map} \\
 \begin{array}{|c|c|c|c|c|c|} \hline
 & BC & 00 & 01 & 11 & 10 \\ \hline
 & 0 & 0 & 1 & 1 & 1 \\ \hline
 0 & 0 & 1 & 0 & 1 & 0 \\ \hline
 1 & 1 & 0 & 0 & 0 & 1 \\ \hline
 \end{array}
 \end{math>$$

Difference

$$\begin{array}{ccc} A & B & C \\ 1 & 0 & 0 \end{array}$$

$$\begin{array}{c} ABC \\ \hline ABC \end{array}$$

$$\begin{array}{ccc} ABC \\ 0 & 0 & 1 \end{array}$$

$$\begin{array}{c} ABC \\ \hline \overline{ABC} \end{array}$$

$$\begin{array}{ccc} A & B & C \\ 1 & 1 & 1 \end{array}$$

$$\begin{array}{c} ABC \\ \hline ABC \end{array}$$

$$\begin{array}{ccc} ABC \\ 0 & 1 & 0 \end{array}$$

$$\begin{array}{c} ABC \\ \hline \overline{ABC} \end{array}$$

$$\begin{aligned} \text{Diff} &= \underline{\overline{ABC}} + \underline{\overline{ABC}} + \underline{ABC} + \overline{ABC} \\ &= A(\overline{BC} + BC) + \overline{A}(\overline{BC} + BC) \\ &= A(\overline{B} \oplus C) + \overline{A}(B \oplus C) \end{aligned}$$

$$\boxed{\text{Diff} = \overline{A} \oplus (B \oplus C)}$$

Borrow

	BC	00	01	11	10
A	0	0	1	1	0
0	0	1	1	0	0
1	0	0	1	0	0

Borrow \Rightarrow

$$\begin{array}{c} ABC \\ 0 & 0 & 1 \\ \times & & \end{array}$$

$$\begin{array}{c} \overline{ABC} \\ \overline{AB} \end{array}$$



$$\begin{array}{c} ABC \\ 0 & 1 & 0 \\ \times & & \end{array}$$

$$\begin{array}{c} \overline{ABC} \\ \overline{B} \end{array}$$

$$\begin{array}{c} ABC \\ 0 & 1 & 1 \\ \times & & \end{array}$$

$$\begin{array}{c} \overline{ABC} \\ \overline{BC} \end{array}$$

$$\boxed{\text{Borrow} = \overline{AC} + \overline{AB} + BC}$$



logic circuit full subtractor

* Design of full adder using two half adders *

(or)

Ans



Scanned with OKEN Scanner

(8)

* Design of full adder using two half adders

(or)

* Full adder using two half adders

Boolean expression for sum and carry in a full adder are

$$\text{Sum} = A\bar{B}\bar{C} + \bar{A}\bar{B}C + ABC + \bar{A}B\bar{C}$$

$$\text{Carry} = AC + AB + BC$$

A full adder can also be implemented with two half adders and one OR gate, by deriving the sum

Carry expression as

$$\begin{aligned}\text{Sum} &= \underline{A\bar{B}\bar{C}} + \bar{A}\bar{B}C + ABC + \underline{\bar{A}B\bar{C}} \\ &= \bar{C}[\underline{AB} + \bar{A}B] + C[\underline{AB} + \bar{A}\bar{B}] \\ &= \bar{C}[A \oplus B] + C[\overline{A \oplus B}] \\ &= \bar{C}[A \oplus B] + C[\underline{A \oplus B}] \\ &= C \oplus (A \oplus B)\end{aligned}$$

$$\text{Carry} = AC + AB + BC$$

Since \bar{AB} term is available in half adder as carry

include missing literals in remaining two forms.

$$= AB + AC(B + \bar{B}) + BC(A + \bar{A})$$

$$= AB + \underline{AC}B + \bar{A}BC + \underline{ABC} + \bar{A}BC$$


$$= AB[1 + C + \bar{C}] + A\bar{B}C + \bar{A}BC$$

$$= AB + A\bar{B}C + \bar{A}BC$$



$$= AB + C(\bar{A}\bar{B} + \bar{A}B)$$

$$\boxed{\text{Carry} = AB + C(A \oplus B)}$$



Implementation of full adder using two half adders

* full subtractor using two half subtractors

→ A full subtractor can also be implemented with two half

subtractors and one OR gate.

The boolean functions for difference & borrow

are:

$$\begin{aligned} D &= A\bar{B}\bar{C} + \bar{A}\bar{B}C + ABC + \bar{A}BC \\ &= C(\bar{A}\bar{B} + AB) + \bar{C}(AB + \bar{A}B) \\ &= C(\bar{A}(\bar{B} + B) + \bar{C}(A \oplus B) \end{aligned}$$

$$\boxed{D = C \oplus (A \oplus B)}$$


$$\text{Borrow} = \bar{A}C + \bar{A}B + BC$$

$$\begin{aligned} &= \bar{A}C(B + \bar{B}) + \bar{A}B + BC(A + \bar{A}) \\ &= \bar{A}BC + \bar{A}\bar{B}C + \bar{A}B + ABC + \bar{A}BC \end{aligned}$$

$$\begin{aligned}
 &= \bar{A}B(C+1+C) + \bar{A}\bar{B}C + ABC \\
 &= \bar{A}B + \bar{A}\bar{B}C + ABC \\
 &= \bar{A}B + C(\bar{A}\bar{B} + A\bar{B}) \\
 &= \bar{A}B + C(\bar{A} \oplus B)
 \end{aligned}$$


~~Borrow~~ \Rightarrow

$$T_{\text{Borrow}} = \bar{A}B + C(A \oplus B)$$



Implementation of a full subtractor using 2' half subtractors.

Design full subtractor by using full Adder



Decimal adder (or) Binary adder and subtractor unit
→ In a Digital circuits, A Binary Adder-subtractor circuit can do both the addition & subtraction of binary numbers in one circuit itself.

→ The operation is performed depending on the binary value the control signal holds. It's one of the components of the ALU (Arithmetic logic unit).

→ This circuit requires prerequisite knowledge of EX-OR gate, binary addition & subtraction, and full adder.

→ Let's consider two 4-bit binary numbers A and B as inputs to the digital circuit for the operation with digits.

$$A \rightarrow A_1 A_2 A_3 A_4$$


$$B \rightarrow B_1 B_2 B_3 B_4$$

→ The circuit consists of 4 full adders since we are performing operations on 4-bit numbers. There is a control line M that holds a binary value of either 0 (or) 1 which determines that the operation is carried out is addition (or) subtraction.

→ The main advantage of binary adder & subtractor is

- ① Low design complexity
- ② High-speed operations
- ③ Versatility → It allows the same hardware circuit to add & to subtract.

$M=0$ (\oplus) $M=1$



- (i) If $M=0 \Rightarrow$ It will acts as Adder circuit
(ii) If $M=1 \Rightarrow$ It will acts as Subtractor circuit.

For example $A = \begin{matrix} A_4 & A_3 & A_2 & A_1 \\ 0 & 0 & 1 & 1 \end{matrix}$ $B = \begin{matrix} B_4 & B_3 & B_2 & B_1 \\ 0 & 0 & 0 & 1 \end{matrix}$

$$A + B = \begin{array}{r} 00\ 11 \\ 00\ 01 \\ \hline 01\ 00 \end{array}$$

$$A - B = \begin{array}{r} 0011 \rightarrow 3 \\ 0001 \rightarrow -1 \\ \hline 2 \end{array}$$

→ When $M=0$; for 1st EX-OR gate one input 0, and B_1 is 1
so $0 \oplus 1 = 1$, then output is 1 and $A_1 = 1$ so $C_{in} = 0$

then $S_1 = 0; C_1 = 0$

→ $M=0$; for 2nd EX-OR gate one input 0 & $B_2 = 0$, then
 $0 \oplus 0 = 0$; the O/P is 0 & $A_2 = 1$ & $C_1 = 1$, then $S_2 = 0; C_2 = 1$

$S_2 = 0; C_2 = 1$

→ $M=0$; for 3rd EX-OR gate one input 0 & $B_3 = 0$ then
 $0 \oplus 0 = 0$; then O/P is 0 & $A_3 = 0$; next 001 → $S_3 = 1; C_3 = 0$

→ $M=0$; for 4th EX-OR gate one input is 0, $B_4 = 0$, then
 $0 \oplus 0 = 0$, the output 0 & $A_4 = 0$; next 000 then $S_4 = 0$


$$\begin{array}{c} S_4 \ S_3 \ S_2 \ S_1 \\ \hline 0 \ 1 \ 0 \ 0 \end{array} \Rightarrow 4$$

Binary multiplier

- Binary multiplier is a combinational logic circuit is used in digital systems to perform the multiplication of two binary numbers
→ Binary multipliers are used in Digital signal processing and algorithms.

$$\begin{array}{r} A_1 \quad A_0 \\ B_1 \quad B_0 \\ \hline A_1B_0 \quad A_0B_0 \\ A_1B_1 \quad A_0B_1 \quad \times \\ \hline A_1B_1 \quad A_1B_0 + A_0B_1 \quad A_0B_0 \end{array}$$

$$\begin{array}{r} 10 \rightarrow 2 \\ \times 11 \rightarrow 3 \\ \hline 10x \\ \hline 110 \rightarrow 6 \end{array}$$



Binary multiplier circuit

Code Converters:

→ Code converter is a logic circuit whose inputs are bit patterns representing numbers in one code and whose outputs are the corresponding representations in a different code.

→ Code converters are the digital circuits (or) algorithms

that are designed to translate data representation from one format to the other format.

Example :- Design a 3-bit binary to 3-bit Gray code.

3-Bit Binary Inputs			Gray Code		
A	B	C	x	y	z
0 → 0	0	0	0	0	0
1 → 0	0	1	0	0	1
2 → 0	1	0	0	1	1
3 → 0	1	1	0	1	0
4 → 1	0	0	1	1	0
5 → 1	0	1	1	1	1
6 → 1	1	0	1	0	1
7 → 1	1	1	1	0	0

A B C
Inputs

x y z.
outputs

A	B	$A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

$$\begin{array}{c} 0 \oplus 0 \oplus 1 \\ \downarrow \quad \downarrow \quad \downarrow \\ 0 \end{array}$$

$$\begin{array}{c} 0 \oplus 1 \oplus 0 \\ \downarrow \quad \downarrow \quad \downarrow \\ 0 \end{array}$$

A	00	01	11	10
0	0	0	0	0
1	1	1	1	1

A B C
 | ~~0~~ ~~0~~
 | ~~1~~ ~~1~~
 | ~~0~~ ~~1~~
 | ~~1~~ ~~0~~

$$x = \frac{A}{A}$$

$$x = A$$

A	B	C	00	01	11	10
0	0	1	0	1	1	0
1	1	0	1	0	0	1

$$y = A\bar{B} + \bar{A}B$$


$$y = A \oplus B$$

A	B	C	00	01	11	10
0	0	1	0	1	1	0
1	1	0	1	0	0	1

$$x = \frac{A}{A}$$

$$\underline{\underline{B\bar{C}}}$$


$$z = \bar{B}C + B\bar{C}$$



logic circuit for 3-Bit binary to Graycode

Comparator (magnitude comparator) (12)


- In digital electronics a comparator is a device that compares two binary numbers to determine if one is greater than (or) less than (or) equal to the other.
- Comparator is a combinational logic circuit which is used to compare two bits and produces three types of outputs $A > B$, $A = B$, $A < B$.



Magnitude Comparator Block diagram

$$N=1, 2, 4 \dots$$

If $N=1 \Rightarrow 1$ Bit comparator



A	B	$A > B$	$A = B$	$A < B$
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0

- Applications of comparator are used in CPU & micro-controllers, in Biometric verification and to compare the temperature (or) position to a reference value.

		A > B	
		0	1
0		0 0	0 1
A	0	1	0
B	1	0	1

$\frac{A}{B}$

$$A > B \Rightarrow A\bar{B}$$

		A = B	
		0	1
0		1 0	0 1
A	0	1	0
B	1	0	1

$\frac{A}{B}$

$$A = B \Rightarrow AB + \bar{A}\bar{B}$$

$$A = B \Rightarrow A \oplus B$$


		A < B	
		0	1
0		0 0	0 1
A	0	1	0
B	1	0	0

$\frac{A}{B}$

		A < B	
		0	1
0		0 0	0 1
A	0	1	0
B	1	0	0


$\frac{A}{B}$

$$A < B \Rightarrow \bar{A}B$$



logic circuit for 1 Bit
Comparator circuit

* 2 Bit Magnitude Comparator



Block diagram for 2-Bit comparator

A_1	A_0	B_1	B_0	$A \leq B$	$A = B$	$A \geq B$
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1	0	0	0
0	1	1	0	1	0	0
0	1	1	1	1	0	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	0	1	0
1	0	1	1	1	0	0
1	1	0	0	0	0	1
1	1	0	1	0	0	1
1	1	1	0	0	0	1
1	1	1	1	0	1	0

K-map for $A < B$

		B ₁ B ₀	00	01	11	10
		A ₁ A ₀	00	01	11	10
			0 ⁰	1 ¹	1 ³	1 ²
00	00	0 ⁰	1 ¹	1 ³	1 ²	1 ²
01	01	0 ⁴	0 ⁵	0 ⁷	1 ⁶	1 ⁵
11	11	0 ⁸	0 ⁹	0 ¹⁵	0 ¹⁴	0 ¹⁰
10	10	0 ⁸	0 ⁹	1 ¹¹	0 ¹⁰	0 ¹⁰

write Boolean equation & simplify.

$$L = \bar{A}_1 B_1 + (A_1 \bar{B}_1) \bar{A}_0 B_0$$

K-map for $A = B$

		B ₁ B ₀	00	01	11	10
		A ₁ A ₀	00	01	11	10
			0 ⁰	0 ¹	0 ³	0 ²
00	00	0 ⁰	0 ¹	0 ³	0 ²	0 ²
01	01	1 ⁴	0 ⁵	0 ⁷	0 ⁶	0 ⁶
11	11	0 ⁸	1 ⁹	0 ¹⁵	1 ¹⁴	0 ¹⁰
10	10	0 ⁸	1 ⁹	0 ¹¹	0 ¹⁰	0 ¹⁰

$$F = (A_1 \bar{B}_1) (A_0 \bar{B}_0)$$

		B ₁ B ₀	00	01	11	10
		A ₁ A ₀	00	01	11	10
			0 ⁰	0 ¹	0 ³	0 ²
00	00	0 ⁰	0 ¹	0 ³	0 ²	0 ²
01	01	1 ⁴	0 ⁵	0 ⁷	0 ⁶	0 ⁶
11	11	1 ¹²	1 ¹³	0 ¹⁵	1 ¹⁴	0 ¹⁰
10	10	0 ⁸	1 ⁹	0 ¹¹	0 ¹⁰	0 ¹⁰


$$G = A_1 \bar{B}_1 + (A_1 \bar{B}_1) A_0 \bar{B}_0$$

Decoders


→ Decoder is a combinational circuit that converts binary information from the n coded inputs to a maximum of 2^n unique outputs. They are used in a wide variety of applications, including instruction decoding, data multiplexing and data demultiplexing, seven segment displays, and as address decoders for memory and port-mapped I/O.

(14)

Block diagram



- Example:
- If $n=1$; $2^1 = 2 \Rightarrow 1$ to 2 Decoder
 - If $n=2$; $2^2 = 4 \Rightarrow 2$ to 4 Decoder
 - If $n=3$; $2^3 = 8 \Rightarrow 3$ to 8 Decoder
 - If $n=4$; $2^4 = 16 \Rightarrow 4$ to 16 Decoder



Block diagram

A	B	y_0	y_1	y_2	y_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1


EN	A	B	y_0	y_1	y_2	y_3
0	X	X	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

$$y_0 = \bar{A} \bar{B}$$

$$y_1 = \bar{A} B$$

$$y_2 = A \bar{B}$$

$$y_3 = A B$$



2 to 4 line decoder


Decoder: The combinational circuit that change the Binary information into 2^n outputs line is known as Decoders. The binary information is passed in the form of n input lines.

The o/p lines define the 2^n -bit code for the binary information. In simple words the Decoder perform the inverse operation of the Encoder.

At a time, only one input line is activated for simplicity. The produced 2n-bit output code is equivalent to the binary information.



Block diagram



EN	A	B	C	y_0	y_1	y_2	y_3	y_4	y_5	y_6	y_7
1	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
1	0	1	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	1

$$y_0 = \bar{A}\bar{B}\bar{C}$$

$$y_1 = \bar{A}\bar{B}C$$

$$y_2 = \bar{A}B\bar{C}$$


$$y_3 = \bar{A}BC$$

$$y_4 = A\bar{B}\bar{C}$$

$$y_5 = A\bar{B}C$$

$$y_6 = AB\bar{C}$$


$$y_7 = ABC$$




A Design

4x16 Decoder by using 2 to 4 Decoder

(15)




Design a 4x16 Decoder by using a 3 to 8 Decoder.



E	A	B	C	Y ₀	Y ₁	Y ₂	Y ₃	Y ₄	Y ₅	Y ₆	Y ₇	Y ₈	Y ₉	Y ₁₀	Y ₁₁	Y ₁₂	Y ₁₃	Y ₁₄	Y ₁₅
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
0	1	0	1	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

* Encoders:-

- An encoder is a digital circuit that performs the inverse operation of a decoder.
- Encoder generates the binary code corresponding to the input value.
- Encoder has ' 2^n ' input lines and ' n ' output lines.



Block diagram of encoder

→ * Types of Encoders:-

- ① Priority Encoder
- ② Decimal to BCD Encoder
- ③ Octal to binary Encoder

→ Priority Encoder:-

- A Priority encoder is a digital logic circuit that provides a binary output code corresponding to the highest-priority active input. Unlike a standard Encoder, which can produce an incorrect (or) ambiguous output if multiple inputs are active, a priority encoder resolves this conflict by assigning a priority level to each input.

→ A 4 to 2 Parity encoder has four inputs y_3, y_2, y_1, y_0 and two outputs $A_1 \& A_0$, here the input y_3 has the highest priority, whereas the input y_0 has the lowest priority. In this case, even if more than one input is '1' at the same time, the output will be the binary code corresponding to the input, which is having higher priority. The truth table of 4 to 2 parity encoder is shown below.

Inputs				Outputs			DIP valid (exp)
y_3	y_2	y_1	y_0	A_1	A_0	V	
0	0	0	0	0	0	0	0
0	0	0	1	0	0	1	1
0	0	1	X	0	1	1	
0	1	X	X	1	0	1	
1	X	X	X	1	1	1	

→ We consider one more output, V in order to know whether the code available at outputs is valid or not.

→ If at least one input of the encoder is '1', then the code available at outputs is valid one.

→ In this case, the output, V will be equal to 1. (P)

→ If all the inputs of encoder are '0', then the code available at outputs is not a valid one. In this case, the output, V will be equal to 0.

→ The simplified Boolean functions are.

$$A_1 = y_3 + y_2, A_1 = y_3 + y_2$$

$$A_0 = y_3 + y_2, y_1, A_0 = y_3 + y_2, y_1$$


Similarly we will get the Boolean function of y_0 .

Or

$$V = y_3 + y_2 + y_1 + y_0$$

$$= y_3 + y_2 + y_1 + y_0$$

* We can implement the above boolean functions using logic gates. The circuit diagram of 4 to 2 priority encoder is shown in the following figure.



4 to 2 Priority encoder

The circuit diagram contains two 2-input OR gates, one 4-input OR gate, one 2-input AND gate & an inverter. Here AND gate & inverter combination are used for producing a valid code at the outputs, even when multiple inputs are equal to '1' at the same time. Hence, this circuit encodes the four inputs with two bits based on the priority assigned to each input.

② Decimal to BCD encoder

A decimal to BCD encoder has 10 input lines.

D0 to D9 and 4 output lines y_0 to y_3 . The truth table for a decimal to BCD encoder.

Input										Output			
D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	y_3	y_2	y_1	y_0
0	0	0	0	0	0	0	0	0	1	0	0	0	0
0	0	0	0	0	0	0	0	1	0	0	0	1	
0	0	0	0	0	0	0	1	0	0	0	1	0	
0	0	0	0	0	0	1	0	0	0	0	1	1	
0	0	0	0	0	1	0	0	0	0	0	1	0	0
0	0	0	0	0	1	0	0	0	0	0	1	0	1
0	0	0	0	1	0	0	0	0	0	0	1	1	0
0	0	0	1	0	0	0	0	0	0	0	1	1	1
0	0	1	0	0	0	0	0	0	0	1	0	0	0
0	1	0	0	0	0	0	0	0	0	1	0	0	1
1	0	0	0	0	0	0	0	0	0	1	0	0	1

(18)

→ Boolean functions are formed by ORing all the input lines for which output is 1. For instance y_0 is 1 for D_1, D_3, D_5, D_7 & D_9 input lines.


$$y_0 = D_1 + D_3 + D_5 + D_7 + D_9$$

$$y_1 = D_2 + D_3 + D_6 + D_7$$

$$y_2 = D_4 + D_5 + D_6 + D_7$$

$$y_3 = D_6 + D_9$$


$D_0 \ D_1 \ D_2 \ D_3 \ D_4 \ D_5 \ D_6 \ D_7 \ D_8 \ D_9$



Circuit for Decimal to BCD Encoder:-

(3) Octal to Binary Encoder:-

→ Octal to binary Encoder has eight inputs, y_7 to y_0 & three outputs A_2, A_1, A_0 . Octal to binary Encoder is nothing but 8 to 3 Encoder. The block diagram of octal to binary encoder is



Block diagram of Octal to Binary Encoder

→ At any time, only one of these eight inputs can be '1' in order to get the respective binary code.

Code	y_7	y_6	y_5	y_4	y_3	y_2	y_1	y_0	A_2	A_1	A_0
0	0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	0	0	1	0	0	0	1	1
0	0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	1	0	0	0	0	1	0	1
0	0	1	0	0	0	0	0	0	1	1	0
0	1	0	0	0	0	0	0	0	1	1	1
1	0	0	0	0	0	0	0	0	1	0	1

$$A_2 = y_7 + y_6 + y_5 + y_4$$


$$A_1 = y_7 + y_6 + y_3 + y_2$$

$$A_0 = y_7 + y_5 + y_3 + y_1$$


* Multiplexer *

(19)

- Multiplexer is a special type of a combinational circuit
- In digital systems, many times it is necessary to select single data line from several data I/P lines, and the data from the selected data line should be available on the output
- The digital CKT which does this task is a "multiplexer".
- The selection of a particular input line is controlled by a set of selection lines.
- "Multiplexer" is a combinational logic circuit, it has 2^n inputs and n selection lines and 1 output.
- The selection logic of a particular I/P line is controlled by a set of selection lines.
- Normally, there are 2^n input lines and n selection lines whose bit combinations determine which I/P is selected.
- Therefore a multiplexer is 'many into one' as it provides the digital equivalent of an analog selector switch.
- Multiplexer is also known as "Data Selector"
- Multiplexer is also known as MUX




(a) Block diagram of $2^n:1$ Multiplexer



(b) Equivalent ckt

① 2×1 MUX :-

(20)




Truth table

D_1	D_0	S	Y
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1


S	Y
0	D_0
1	D_1

$$Y = \bar{S}D_0 + SD_1$$



Circuit diagram


② 4×1 MUX :-



Truth table

S_1	S_0	Y
0	0	D_0
0	1	D_1
1	0	D_2
1	1	D_3

$$Y = \bar{S}_1\bar{S}_0 D_0 + \\ \bar{S}_1S_0 D_1 + S_1\bar{S}_0 D_2 + \\ S_1S_0 D_3$$



Example ① 2ⁿ MUX

② 4ⁿ MUX

③ 8ⁿ MUX

④ 16ⁿ MUX

→ The generalized size of multiplexer is 2^n

→ The MUX are used in control system for signal routing & data consolidation.

* Applications

① Computer memory

② Telecommunications Networks

(Broad casting of two systems to share a single communication channel (or) medium among multiple)

③ Digital applications

④ Consumer applications

⑤ Control systems

⑥ Used to reduce complexity in wireless systems

⑦ Satellite communications


⑧ Space communications

⑨ High-speed optical circuits

⑩ Analog to Digital conversions, memory addressing

→ multiplexer is a digital switch, it allows digital information from several sources to be routed on to a single off line.

③ 8X1 MUX:




Truth table


S_2	S_1	S_0	Y
0	0	0	D_0
0	0	1	D_1
0	1	0	D_2
0	1	1	D_3
1	0	0	D_4
1	0	1	D_5
1	1	0	D_6
1	1	1	D_7

④

8X1 MUX using 4X1 MUX




8X1 mux using 2X1 multiplexer




WTF

* 16X1 multiplexer very complex *




* vimp. ~~16x1 MUX using 4x1 MUX~~





* vimp. ~~Implementation of Boolean function using MUX~~

$$f(A, B, C) = \sum m(0, 2, 3, 7)$$

	A	B	C	F
0	0	0	0	1
1	0	0	1	0
2	0	1	0	1
3	0	1	1	1
4	1	0	0	0
5	1	0	1	0
6	1	1	0	0
7	1	1	1	1



Demultiplexers




One to many Device
in medium

Demultiplexers!


→ A Demultiplexer is a circuit that receives information on a single line and transmits this information on one of



2^n possible output lines.

→ The selection of specific output line is controlled by the values of 'n' select lines




using logic OR AND gate







1X16 DEMUX using 1X8 DEMUX



1X16 DEMUX using 1X4 DEMUX



1X16 DEMUX




Logic level implementation

- In 1X16 DEMUX Input is one and the selection lines are four i.e. S₀, S₁, S₂, S₃ and the output lines are D₀, D₁, D₂, D₃, D₄, D₅, D₆, D₇, D₈, D₉, D₁₀, D₁₁, D₁₂, D₁₃, D₁₄, D₁₅ ...
- We can implement the 1X16 DEMUX using 1X4 DEMUX
- The truth table of 1X16 DEMUX we ~~seen~~ can observe clearly.


1X16 Demux TruthTable

S_3	S_2	S_1, S_0	D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7	D_8	D_9	D_{10}	D_{11}	D_{12}	D_{13}	D_{14}	D_{15}
0 - 0000		1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
1 - 0001	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
2 - 0010	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
3 - 0011	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	
4 - 0100	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	
5 - 0101	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	
6 - 0110	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	
7 - 0111	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	
8 - 1000	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	
9 - 1001	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	
10 - 1010	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	
11 - 1011	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	
12 - 1100	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0	0	0	
13 - 1101	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	
14 - 1110	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
15 - 1111	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	

Design a 2 to 4 Decoder using AND-OR gates.




By using NAND gates




* Implement the given boolean function using decoder

$$f = \sum m(1, 3, 4, 7)$$


By using 3-to-8 decoder we can implement the given Boolean function



* Design Half adder using decoder $S = \sum m(1, 2)$; $C = \sum m(3)$



A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1




$$Y_0 = EA\bar{B}$$

$$Y_1 = E\bar{A}B$$

$$Y_2 = EA\bar{B}$$

$$Y_3 = EAB$$

A	B	E	Y_0	Y_1	Y_2	Y_3
X	X	0	0	0	0	0
0	0	1	1	0	0	0
0	1	1	0	1	0	0
1	0	1	0	0	1	0
1	1	1	0	0	0	1



$$EA\bar{B} = Y_0$$

$$E\bar{A}B = Y_1$$


$$E\bar{A}\bar{B} = Y_2$$

$$EAB = Y_3$$

* Decoder Tree *

→ Designing of larger decoder by using smaller decoder is known as decoder tree

→ ① Design 3 to 8 decoder by using 2 to 4 decoder



A B C	Y_0	Y_1	Y_2	Y_3	Y_4	Y_5	Y_6	Y_7
0 0 0	1	0	0	0	0	0	0	0
0 0 1	0	1	0	0	0	0	0	0
0 1 0	0	0	1	0	0	0	0	0
0 1 1	0	0	0	1	0	0	0	0
1 0 0	0	0	0	0	0	1	0	0
1 0 1	0	0	0	0	0	0	1	0
1 1 0	0	0	0	0	0	0	0	1
1 1 1	0	0	0	0	0	0	0	0

- HDL for combinational circuits :-
- HDL is Hardware Description Languages describe the architecture and behaviour of discrete and integrated electronic systems.
- Modern HDL's & their associated simulators are very powerful tools for integrated circuit designs.
- The main reason HDL in modern design methodology are
- Design functionality can be verified easily in the design process. Design simulations at higher level, before implementation at the gate level, this allows you to evaluate architectural and design decisions

// Verilog HDL program

module sample (D,A,B,C)

Output D;

Input A,B,C;

wire w₁,w₂,w₃,w₄;

not G₁ (w₁,B);

not G₂ (w₂,C);

and G₃ (w₃,A,w₁);

and G₄ (w₄,A,w₂);

or G₅ (D,w₃,w₄);

Program:-


① Half adder

module half_adder (

input A,B,

output sum,carry

);



```
assign {carry, sum} = A+B;
```

end module

② Decoder

module decoder_2to4

input A,B,

output Y₀,Y₁,Y₂,Y₃

;

```
assign Y0 = ~A & ~B;
```

```
assign Y1 = ~A & B;
```

```
assign Y2 = A & ~B;
```

```
assign Y3 = A & B;
```

end module

③ Multiplexer

module mux_4to1

input A,B,C,D,sel,

output Y

;

```
assign Y = (sel == 0)? A:
```

```
(sel == 1)? B: (sel == 2)? C: D;
```

end module.

④ Encoder

module encoder_4to2

input A,B,C,D

output Y₁,Y₀

;

```
assign {Y1, Y0} = (A)? 2'b01:
```

```
(B)? 2'b10: (C)? 2'b11: 2'b00;
```

end module.

The module encoder_4to2

defines the inputs (A,B,C,D)

and outputs (Y₀,Y₁)

The assign statement uses a conditional expression to determine the output value based on the input. If the input is '1' if A is '1', the output is 2'b01. If B is '1', the output is 2'b10. If C is '1', the output is 2'b11. If none of A, B or C is '1', the output is 2'b00.

