

PM8001

Tachyon SPC 8x6G

Firmware Forensic Data Format

Application Note

Released

Issue No. 3: December 2009



Legal Information

Copyright

Copyright 2009 PMC-Sierra, Inc. All rights reserved.

The information in this document is proprietary and confidential to PMC-Sierra, Inc., and for its customers' internal use. In any event, no part of this document may be reproduced or redistributed in any form without the express written consent of PMC-Sierra, Inc.

PMC-2090556 (issue 3)

Disclaimer

None of the information contained in this document constitutes an express or implied warranty by PMC-Sierra, Inc. as to the sufficiency, fitness or suitability for a particular purpose of any such information or the fitness, or suitability for a particular purpose, merchantability, performance, compatibility with other parts or systems, of any of the products of PMC-Sierra, Inc., or any portion thereof, referred to in this document. PMC-Sierra, Inc. expressly disclaims all representations and warranties of any kind regarding the contents or use of the information, including, but not limited to, express and implied warranties of accuracy, completeness, merchantability, fitness for a particular use, or non-infringement.

In no event will PMC-Sierra, Inc. be liable for any direct, indirect, special, incidental or consequential damages, including, but not limited to, lost profits, lost business or lost data resulting from any use of or reliance upon the information, whether or not PMC-Sierra, Inc. has been advised of the possibility of such damage.

Trademarks

For a complete list of PMC-Sierra's trademarks and registered trademarks, visit: http://www.pmc-sierra.com/legal/

Patents

The technology discussed in this document may be protected by one or more patent grants.



Contacting PMC-Sierra

PMC-Sierra 8555 Baxter Place Burnaby, BC Canada V5A 4V7

Tel: +1 (604) 415-6000 Fax: +1 (604) 415-6200

Document Information: document@pmc-sierra.com
Corporate Information: info@pmc-sierra.com
Technical Support: apps@pmc-sierra.com
Web Site: http://www.pmc-sierra.com



Revision History

Issue No.	Issue Date	Details of Change
	<u> </u>	3.3.4 Corrections:
3	December 2009	Added missing registers [3300] - [3323]:
		, N
		3.3.5 Corrections: [4020] - [402F]: => [4020] - [4027]:, [402C]:
		[41EC] - [4227]: => [41EC]:, [41F8] - [4227]:
		[43D0] - [43EF]: => [43D0] - [43E7]:, [43EC]:
		[45B0] - [45E7]: => [45B0] - [45BF]:, [45D0] - [45E7]: [46D0] - [46EF]: => [46D0] - [46E7]:, [46EC]:
		[47D0] - [4827]: => [47D0] - [47E7]:, [47EC]:,[47F8] - [4827]:
		[48D0] - [48EF]: => [48D0] - [48E7]:, [48EC]:
		3.3.7 Corrections:
		[0000] - [0023]: => [0000] - [001B]:
		[0028] - [0037]: => [0028] - [002F]:
		[003C] - [004B]: => [003C] - [0043]: [0050] - [005F]: => [0050] - [0057]:
		[0064] - [0073]: => [0064] - [006B]:
		[0078] - [0087]: => [0078] - [007F]: [008C] - [009B]: => [008C] - [0093]:
		[00A8] - [00FF]: => [00B0] - [00DF]:,[00F0] - [00FF]:
		[0930] - [0937]:
		[0938] - [093F]: => [0930] - [093F]:
		3.3.9 Corrections:
		[6074] - [60CF]: => [6074] - [60AB]:, [60B8] - [60CF]:
		[A074] - [A0CF]: => [A074] - [A0AB]:, [A0B8] - [A0CF]:
		[E074] - [E0CF]: => [E074] - [E0AB]:, [E0B8] - [E0CF]:
		3.3.11 Formatting changes:
		[0000] - [005F]:
		[0060] - [006B]: => [0000] - [006B]:
	20	3.3.14 Formatting changes:
	6.	[0000] - [005F]:
	103	[0060] - [006B]: => [0000] - [006B]:
	8	3.3.19 Formatting changes:
		[005C]: [0060] - [006F]: => [005C] - [006F]:
	.0	[007C]:
	C.	[0080] - [008F]: => [007C] - [008F]: [009C]:
40	9	[00A0] - [00AF]: => [009C] - [00AF]: [0290] - [02BF]:
	7	[0260] - [028F]:
NO.		[02C0] - [02EB]: => [0260] - [02EB]:
0		3.4 Corrections:
2	November	[0040] - [007B]: => [0040] - [0077]:
2	November 2009	Added complete SPC register map accessible over PCIe
1	June 2009	Application note created.
-	•	•



Table of Contents

Le	gal Info	ormation	1	2
	Сору	right	W. W.	2
			6	
	Trade	emarks.		2
			Sierra	
Re				
1				
			ation	
	Rela	ted Stan	dards and Publications	8
2				
3	Fore	nsic Data	a	10
	3.1		SM Memory Regions Dump	
	3.2		d and Outbound Queue Dumps	
	3.3	GSM R	Register Dumps	
		3.3.1	SPC - 0xBF800000 [MEMBASE-III SHIFT = 0x00_0000]	
		3.3.2	SPC - 0xBF850000 [MEMBASE-III SHIFT = 0x05_0000]	
		3.3.3	BDMA - BF810000 [MEMBASE-III SHIFT = 0x01_0000]	
		3.3.4	PCIe APP - BF813000 [MEMBASE-III SHIFT = 0x01_0000]	
		3.3.5	PCIe PHY - BF814000 [MEMBASE-III SHIFT = 0x01_0000]	
		3.3.6	PCIe CORE - BF818000 [MEMBASE-III SHIFT = 0x01_0000]	
		3.3.7	OSSP - BF820000 [MEMBASE-III SHIFT = 0x02_0000]	
		3.3.8	SSPA - 0xBF832000 [MEMBASE-III SHIFT = 0x03_0000]	
		3.3.9	SSPA - 0xBF8420000 [MEMBASE-III SHIFT = 0x04_0000]	
		3.3.10	HSST - 0xBF821000 [MEMBASE-III SHIFT = 0x02_0000]	
		3.3.11	LMS_DSS(A) - 0xBF830000 [MEMBASE-III SHIFT = 0x03_0000]	
			SSPL_6G - 0xBF831000 [MEMBASE-III SHIFT = 0x03_0000]	
			HSST(A) - 0xBF833000 [MEMBASE-III SHIFT = 0x03_0000]	
		3.3.14	LMS_DSS(A) - 0xBF840000 [MEMBASE-III SHIFT = 0x04_0000]	
		3.3.15	SSPL_6G - 0xBF841000 [MEMBASE-III SHIFT = 0x04_0000]	
		3.3.16	HSST(A) - 0xBF843000 [MEMBASE-III SHIFT = 0x04_0000]	
		3.3.17	MBIC IOP - BF860000 [MEMBASE-III SHIFT = 0x06_0000]	
		3.3.18	MBIC AAP1 - BF870000 [MEMBASE-III SHIFT = 0x07_0000]	16



	3.3.19	SPBC - 0xBF890000 [MEMBASE-III SHIFT = 0x09_0000]	16
	3.3.20	GSM - BFF00000 [MEMBASE-III SHIFT = 0x70_0000]	17
3.4	Messag	ging Unit Register Capture	26
3.5	Event L	_ogs	26
	3.5.1	MSGU (AAP1) Event Logs	26
		IOP Event Logs	
3.6	MPI Co	onfiguration Table	27
3.7	MPI Ge	eneral Status Table (GST)	27
3.8	MPI Qu	ueue Configuration Tables	27
3.9	PCI Co	nfiguration Table	27
3.10	Version	n Information (Optional)	28
3.11	Host D	river Trace (Optional)	29
3.12	HSST	State Capture (Optional)	29
3.13	SSPA S	State Capture (Optional)	31



List of Tables

Table 1	Numeric Notation	 8
Table 2	GSM Memory Regions	 10



1 Introduction

This application note describes what data is required to troubleshoot and firmware issues for the PM8001 Tachyon SPC 8x6G and the data format that PMC-Sierra Applications prefers to receive. The intent of this document is to define a format for all of the information available to the host over PCIe in the SPC memory space.

Numeric Notation

This document uses the following numeric notation:

Table 1 Numeric Notation

Туре	Notation	Example
Binary	'b' suffix	00100110b
Decimal	(default)	13
Hexadecimal	'0x' prefix 'x'hxx' prefix	0x5F 13'h0000

Related Standards and Publications

PM8001 SPC 8x6G Documents

1. PMC-2080222, PM8001 Tachyon SPC 8x6G Programmers Manual



2 File Formats

Please provide the GSM memory region dumps in Section 3.1 in either a binary or an ASCII file format. If providing a memory dump in ASCII-coded hexadecimal format, please structure the file output so that 8 DWORDs appear per row with 64K per block.

Example

3C1B9FE0	277B0A68	03600008	00000000	26F70008	0217B823	3C080040	35080002
40886000	40809000	24080007	40889800	40806800	40804800	2408FFFF	40885800
40086000	00000000	3C010040	01014025	40886000	3C09E000	25291FF8	01304821
3C013FFF	3421F000	01214824	40897801	3C010000	242104F8	00300821	0020F809
:							
00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000
00000000	00000000	00000000	00000000	00000000	00000000	00000000	00000000



3 Forensic Data

3.1 Host GSM Memory Regions Dump

Provide five dump files of the GSM memory regions as listed in the table below: IO Status Table (IOST), Ring Buffer Storage (RB_storage), Ring Buffer Pointers (RB_pointers), Ring Buffer Access (RB_access), and GSM 1M Shared Memory (GSM_SM).

The shift address in column 4 is the address that is loaded into the MEMBASE-III inbound window shift register to allow host process access of the specified memory region. The use of this register is explained in detail see [1], Section 2.6.1 of the PM8001 Tachyon SPC 8x6G Programmers Manual (PMC-2080222).

Table 2 GSM Memory Regions

Memory Region	Size	Offset	Shift Address
IO Status Table	64KB	0x0000 to 0xFFFF	0x64_0000
IO Status Table	64KB	0x0000 to 0xFFFF	0x65_0000
IO Status Table	64KB	0x0000 to 0xFFFF	0x66_0000
IO Status Table	64KB	0x0000 to 0xFFFF	0x67_0000
RB Storage 0~64K	64KB	0x0000 to 0xFFFF	0x68_0000
RB Storage 64K~128K	64KB	0x0000 to 0xFFFF	0x69_0000
RB Pointers		0x1000 to 0x1FFF	0x6A_0000
RB Access		0x8000 to 0x8FFF	0x6A_0000
GSM SM0	64KB	0x0000 to 0xFFFF	0x40_0000
GSM SM1	64KB	0x0000 to 0xFFFF	0x41_0000
GSM SM2	64KB	0x0000 to 0xFFFF	0x42_0000
::::: <i>H</i>			
GSM SM16	64KB	0x0000 to 0xFFFF	0x4F_0000



3.2 Inbound and Outbound Queue Dumps

Please provide dumps of all the inbound and outbound queues that are in use on your SPC 8x6G controller in an ASCII hexadecimal format shown below. The SPC 8x6G controller uses Inbound Queues (IQs) to receive messages from the host. Outbound Queues (OQs) are used to transfer messages to a host. IQs and OQs are circular queues located in host memory. Depending on the host use model, the host can program up to 32 IQs and 32 OQs. See [1] Section 2.3, "Inbound Queues" and Section 2.4, "Outbound Queues" for complete queue descriptions.

Please dump all elements of each queue to the depth defined in the queue's configuration table. Please do not truncate the queue dump to an arbitrary size that is less than the queue size specified in the queue configuration table.

The example shows a queue created to service Port 0 only. There should be a queue dump file for each queue in use where [X] = the queue number.

IQ[0] Details

IQ[X] Details



3.3 GSM Register Dumps

Please provide register dumps of the GSM registers in the format shown below.

Notes:

- The registers are sparse. Make sure that host does not blindly read a range of addresses. If the address is not defined, the SPC MIPS CPU will hit a fatal bus exception error.
- 2. Register Dump: 4-byte reading each time.
- 3. Strictly following the order below.
- 4. All values listed are in hexadecimal.
- 5. Values enclosed in brackets [0000] refer to a memory address.
- 6. Individual addresses that aren't part of an address range are shown as [0000]:
- 7. Consecutive memory address ranges are shown as [0000] [00B8].

3.3.1 SPC - 0xBF800000 [MEMBASE-III SHIFT = 0x00_0000]

```
Offset:
[0000] - [00FF]:
```

3.3.2 SPC - 0xBF850000 [MEMBASE-III SHIFT = 0x05 0000]

```
Offset:
[0000] - [002F]:
```

3.3.3 BDMA - BF810000 [MEMBASE-III SHIFT = 0x01_0000]

```
[0000] - [000B]:
[0010]:
[0020] - [006F]:
[0070]:
[0084] - [008B]:
[0090] - [0097]:
[009C] - [00A3]:
[00A8] - [00AF]:
[00D0] -
          [00D7]:
[00F0] -
          [00FB]:
[0100] -
          [010B]:
[0110] -
          [011B]:
[0120] -
          [012B]:
[0130] -
          [013B]:
[0140] - [014B]:
[0150] -
          [015B]:
[0160] - [016B]:
[0200] - [027F]:
[0300]:
[0340]:
```

3.3.4 PCIe APP - BF813000 [MEMBASE-III SHIFT = 0x01 0000]

```
Offset:

[3000] - [300B]:

[3010] - [304F]:

[3060] - [306B]:

[3070] - [308B]:

[3100] - [317B]:

[3200] - [327B]:

[3280] - [32A3]:

[3300] - [3323]:

[3328] - [339F]:

[3300] - [3357]:
```



[3400] - [34FF]: [3800]:

3.3.5 PCIe PHY - BF814000 [MEMBASE-III SHIFT = 0x01_0000]

```
[4000] - [401B]:
[4020] - [4027]:
[402C]:
[4040] - [4057]:
[4040] - [4057]:
[405C]:
[4064] - [406F]:
[40A0] - [40B3]:
[40C0] - [40DF]:
[4100] - [4127]:
[4130] - [413F]:
[4180]:
[41B0] - [41BF]:
[41D0] - [41E7]:
[41EC]:
[41F8] - [4227]:
[4230] - [423F]:
[4280]:
[42B0] - [42BF]:
[42D0] - [42E7]:
[42EC]:
[42F8] - [4327]:
[4330] - [433F]:
[4380]:
[43B0] - [43BF]:
[43D0] - [43E7]:
[43EC]:
[43F8] - [4427]:
[4430] - [443F]:
[4480]:
[44B0] - [44BF]:
[44D0] - [44E7]:
[44EC]:
[44F8] - [4527]:
[4530] - [453F]:
[4580]:
[4580] - [458F]:
[45D0] - [45E7]:
[45EC]:
[45F8] - [4627]:
[4630] - [4627]:
[4630] - [463F]:
[4680]:
[46B0] - [46BF]:
[46D0] - [46E7]:
[46EC]:
[46F8] - [4727]:
[4730] - [473F]:
[4780]:
[47B0] - [47BF]:
[47D0] - [47E7]:
[47EC]:
[47EC].
[47F8] - [4827]:
[4830] - [483F]:
[4880]:
[48B0] - [48BF]:
[48D0] - [48E7]:
[48EC]:
[48F8] - [494B]:
```

3.3.6 PCIe CORE - BF818000 [MEMBASE-III SHIFT = 0x01_0000]

Offset: [8000] - [8047]: [8050] - [805F]: [8070] - [808B]:



```
[8094] - [80B7]:
[8100] - [812B]:
[9010] - [9027]:
[9030]:
```

3.3.7 OSSP - BF820000 [MEMBASE-III SHIFT = 0x02_0000]

```
[0000] - [001B]:
[0028] -
             [002F]:
[003C] -
             [0043]:
[0050] - [0057]:
[0064] - [006B]:
[0078] - [007F]:
[008C] - [0093]:
[00B0] - [00DF]:
[00F0] - [00FF]:
[0120] - [0127]:
[0220] - [0227]:
[0320] - [0327]:
[0420] - [0427]:
[0520] - [0527]:
[0620] - [0627]:
[0720] - [0727]:
[0820] - [0827]:
 [0908]:
[0910] - [0917]:
[0920] - [0927]:
[0930] - [093F]:
```

3.3.8 SSPA - 0xBF832000 [MEMBASE-III SHIFT = 0x03_0000]

```
Offset:
[2000] - [2033]:
[2074] - [20AB]:
[20B8] - [20CF]:
[20E0]:

[6000] - [6033]:
[6074] - [60AB]:
[60B8] - [60CF]:

[A000] - [A033]:
[A074] - [A0AB]:
[A088] - [A0CF]:
[A0E0]:

[E000] - [E033]:
[E074] - [E0AB]:
[E088] - [E0CF]:
```

3.3.9 SSPA - 0xBF8420000 [MEMBASE-III SHIFT = 0x04_0000]

```
Offset:
[2000] - [2033]:
[2074] - [20AB]:
[2088] - [20CF]:
[20E0]:
[6000] - [6033]:
[6074] - [60AB]:
[60B0]:
[A000] - [A033]:
[A074] - [A0AB]:
[A088] - [A0CF]:
[A0E0]:
[E000] - [E033]:
[E074] - [E0AB]:
[E088] - [E0CF]:
```



3.3.10 HSST - 0xBF821000 [MEMBASE-III SHIFT = 0x02_0000]

```
Offset:
[1000] - [104B]:
```

3.3.11 LMS_DSS(A) - 0xBF830000 [MEMBASE-III SHIFT = 0x03_0000]

```
Offset:

[0000] - [006B]:

[4000] - [406B]:

[8000] - [806B]:

[C000] - [C06B]:
```

3.3.12 SSPL_6G - 0xBF831000 [MEMBASE-III SHIFT = 0x03_0000]

```
Offset:
[1000] - [105B]:
[1060] - [107F]:
[10A0] - [10AB]:

[5000] - [505B]:
[5060] - [507F]:
[50A0] - [50AB]:

[9000] - [905B]:
[9060] - [907F]:
[90A0] - [90AB]:

[D000] - [D05B]:
[D060] - [D06B]:
[D060] - [D07F]:
[D060] - [D07F]:
[D060] - [D07B]:
```

3.3.13 HSST(A) - 0xBF833000 [MEMBASE-III SHIFT = 0x03_0000]

```
Offset:
[3000] - [301B]:
[3020] - [3067]:
[3084] - [30E7]:

[7000] - [701B]:
[7020] - [7067]:
[7084] - [70E7]:

[B000] - [B01B]:
[B020] - [B067]:
[B084] - [B0E7]:

[F000] - [F01B]:
[F020] - [F067]:
[F084] - [F0E7]:
```

3.3.14 LMS_DSS(A) - 0xBF840000 [MEMBASE-III SHIFT = 0x04_0000]

```
Offset:

[0000] - [006B]:

[4000] - [406B]:

[8000] - [806B]:

[C000] - [C06B]:
```

3.3.15 SSPL_6G - 0xBF841000 [MEMBASE-III SHIFT = 0x04_0000]

```
Offset:

[1000] - [105B]:

[1060] - [107F]:

[10A0] - [10AB]:

[5000] - [505B]:

[5060] - [507F]:

[50A0] - [50AB]:

[9000] - [905B]:
```



```
[9060] - [907F]:
[90A0] - [90AB]:
[D000] - [D05B]:
[D060] - [D06B]:
[D06C] - [D07F]:
[D0A0] - [D0AB]:
```

3.3.16 HSST(A) - 0xBF843000 [MEMBASE-III SHIFT = 0x04_0000]

```
Offset:
[3000] - [301B]:
[3020] - [3067]:
[3084] - [30E7]:

[7000] - [701B]:
[7020] - [7067]:
[7084] - [70E7]:

[B000] - [B01B]:
[B020] - [B067]:
[B084] - [B0E7]:

[F000] - [F01B]:
[F020] - [F067]:
[F084] - [F0E7]:
```

3.3.17 MBIC IOP - BF860000 [MEMBASE-III SHIFT = 0x06_0000]

```
Offset:
[0000] - [00BB]:
[00C0]:
[00C8]:
[00D0]:
[00D8]:
[00E0]:
[00E8]:
[00F0]:
[00F8]:
[0100] - [012B]:
[0130] - [013B]:
[0140] - [0167]:
[0400] - [040B]:
[0410] - [0507]:
```

3.3.18 MBIC AAP1 - BF870000 [MEMBASE-III SHIFT = 0x07_0000]

```
Offset:
[0000] - [00BB]:
[00C0]:
[00C8]:
[00D0]:
[00D8]:
[00E0]:
[00F8]:
[00F0]:
[00F8]:
[0100] - [012B]:
[0130] - [013B]:
[0140] - [0167]:
[0180] - [019F]:
[0400] - [040B]:
[0410] - [0507]:
```

3.3.19 SPBC - 0xBF890000 [MEMBASE-III SHIFT = 0x09_0000]

```
Offset:

[0000] - [002F]:

[003C] - [004B]:

[005C] - [006F]:

[009C] - [008F]:
```



```
[0100] - [01A3]:

[01C0] - [024B]:

[0260] - [02EB]:

[0360] - [036B]:

[1014] - [1033]:

[1054] - [1073]:

[1094] - [10A7]:

[1400] - [141F]:

[1800] - [181F]:
```

3.3.20 GSM - BFF00000 [MEMBASE-III SHIFT = 0x70_0000]

```
NOTE: none of the GSM register space is contigious.
Offset:
[0000]:
[0008]:
[0020]:
[0028]:
[0070]:
[0078]:
[0800]:
[0090]:
[0.098]:
[00A8]:
[0100]:
[0108]:
[0110]:
[0118]:
[0120]:
[0128]:
[0130]:
[0138]:
[0140]:
[0148]:
[0150]:
[0158]:
[0160]:
[0168]:
[0170]:
[0178]:
[0180]:
[0188]:
[0190]:
[0198]:
[01A0]:
[01A8]:
[01B0]:
[01B8]:
[01C0]:
[01C8]:
[01D0]:
[01D8]:
[01E0]:
[01E8]:
[01F0]:
[01F8]:
[0200]:
[0208]:
[0210]:
[0218]:
[0220]:
[0228]:
[0230]:
[0238]:
[0240]:
[0248]:
[0250]:
[0258]:
[0260]:
[0268]:
[0270]:
[0278]:
[0280]:
[0288]:
```

[0290]:





































3.4 Messaging Unit Register Capture

MSGU Registers [MEMBASE-III SHIFT = Not applicable. These registers are located in MEMBASE I]

The 64-bit BAR specified at PCI configuration address 0x10 (MEMBASE-I) contains the following doorbell and scratchpad registers.

```
Offset:
[0004]:
[0020]:
[0040] - [0077]:
```

3.5 Event Logs

The SPC 8x6G firmware event logs should be retrieved for all firmware debug purposes. The event log entries are encoded in a firmware-defined format. After the event log is retrieved, it is fed to an event log parser, which translates the event log entries to useful descriptions that can be displayed in a user-friendly way.

For details about the event logs, see [1], Section 3.17, "Event Log Operation". For SPC firmware debug requests the minimum firmware event log requirement is to provide the firmware event logs that are DMA transferred to the host memory. Firmware event logging is based on the MPI configuration table settings for logging level, host address, and host buffer size.

In the case of a SPC 8x6G critical error the last event log transfer from the SPC is written to the flash non-volatile memory (NVM). Please provide the event log written to the flash for complete critical error debug information. For detailed information on critical error reporting, see [1], Section 11.2, "Device Specific Fatal Errors".

3.5.1 MSGU (AAP1) Event Logs

The MSGU (AAP1) event log that is in the SPC 8x6G is written to the host memory and in the case of a critical error to the flash memory. Please provide this log for complete firmware debug and critical error analysis. PMC recommends a minimum AAP1 event log size of 1M.

3.5.2 IOP Event Logs

The IOP event log that is in the SPC 8x6G is written to the host memory and in the case of a critical error to the flash memory. Please provide the firmware event log for complete firmware debug and critical error analysis. PMC recommends a minimum IOP event log size of 1M.



3.6 MPI Configuration Table

Please provide the MPI configuration table in an ASCII hexadecimal format (firmware revision information highlighted). The MPI configuration information is stored in a configuration table, a memory region mapped to the PCIe memory space and accessible by the host. See [1], Section 5, "Message Passing Interface (MPI) Configuration".

3.7 MPI General Status Table (GST)

Please provide the MPI status table in an ASCII hexadecimal format. See [1], Section 5.2.2, "MPI General Status Table Fields". All fields in the GST are host read-only access.

3.8 MPI Queue Configuration Tables

Provide a file or files with the lists of the configuration parameters for both the IQs and OQs. Show all the inbound and outbound queue configuration tables in an ASCII hexadecimal format. This example shows one IQ and one OQ configuration tables. See [1], Section 5.2.3, "MPI Inbound Queue Configuration Table Fields" and Section 5.2.4, "MPI Outbound Queue Configuration Table Fields".

MPI IBQ 0 Configuration Table

[0000] 01044000 00000000 0090BE04 00000000 8043E104 24000000 00D80000 00000000

MPI OBQ 0 Configuration Table

```
[0000] 01044040 00000000 4097BF04 00000000 8C43E104 24000000 00E00000 00000000 [0020] 00000000
```

3.9 PCI Configuration Table

Please provide the PCIe configuration space table from the host.

The following example was created using pci32.exe on a Windows 2003 system. For a Linux system the output of lspci –xxx is suggested.

```
Bus 1 (PCI Express), Device Number 0, Device Function 0
Vendor 11F8h PMC-Sierra Inc
Device 8001h Unknown
Command 0147h (I/O Access, Memory Access, BusMaster, Parity Error Response, System
Errors)
Status 0010h (Has Capabilities List, Fast Timing)
Revision 05h, Header Type 00h, Bus Latency Timer 00h
Self test 00h (Self test not supported)
Cache line size 32 Bytes (8 DWords)
```



```
PCI Class Storage, type Serial Attached SCSI
Address 0 is a Memory Address (anywhere in 64-bit space) : DD130000h Address 2 is a Memory Address (anywhere in 64-bit space) : DD120000h
Address 4 is a Memory Address (anywhere in 0-4Gb): DD1100000h Address 5 is a Memory Address (anywhere in 0-4Gb): DD100000h
System IRQ 16, INT# A
Expansion ROM of 1Mb decoded by this card (Currently disabled)
New Capabilities List Present:
  Power Management Capability, Version 1.2
    Supports low power State D1
Supports PME# signalling from mode(s) D0
     PME# signalling is currently disabled
     Current Power State : D0 (Device operational, no power saving)
  Message Signalled Interrupt Capability
     MSI is disabled
    MSI function can generate 64-bit addresses
  PCI Express Capability, Version 2
     Device/Port Type :
       PCI Express Endpoint Device
     Device Capabilities :
     Device Control :
       Unsupported Request Severity is Fatal
     Device Status :
       Correctable Error Detected
       Unsupported Request Detected
     Link Capabilities :
       Maximum Link Speed : Unknown (02h)!!
       Maximum Link Width : x8
       Link Port Number
     Link Control:
       Asynchronous Clocking in Use
     Link Status :
       Current Link Speed: 2.5Gb/s
       Current Link Width: x4
  MSI-X Capability
```

Hex-Dump of device configuration space follows:

```
Ø..€G......Ý....
...Ý....Ý....
0000 F8 11 01 80 47 01 10 00 05 00 07 01 08 00 00 00
0010 04 00 13 DD 00 00 00 04 00 12 DD 00 00 00
0020 00 00 11 DD 00 00 10 DD 00 00 00 00 00 00 00 00
                           ....@.......
.PÃ......
0030 00 00 00 00 40 00 00 00 00 00 00 10 01 00 00
0040 01 50 C3 0B 08 00 00 00 00 00 00 00 00 00 00 00
.pš.........
0070 10 AC 02 00 01 87 D0 01 10 28 09 00 82 3C 03 00
                           .¬...‡Đ..(..,<..
00A0 02 00 01 00 00 00 00 00 00 00 00 11 00 0F 00
                           . ...@.......
```

3.10 Version Information (Optional)

Please provide the version information for your firmware and controller in this format:

```
Firmware Release Type = 0x3
Sub-Minor Number = 0x9
Minor Number = 0x7
Major Number = 0x1

SPC DeviceId = 0x0000801

SPC Device Revision = 0x00000002

SPC BootStrap Reg = 0x02c0a6a2

SPC Reset Reg = 0x87fe01ff
```



3.11 Host Driver Trace (Optional)

If possible please provide a host driver trace of the IOMB commands sent to the SPC 8x6G in the format shown below. Due to performance considerations this can be a driver configuration option that can be enabled only for problem recreation and advanced debug:

```
Format:
Host driver IQ/OQ IOMB trace (ASCII) - in the order the driver sends commands to and
processes events from the SPC - the format is 32byte Header followed by 64byte IOMB
32byte header format:
DWORD0: 0xCCCC - marker1
DWORD1: 0xDDDD - marker2
DWORD2: seq_number - incremented for every IQ command sent and OQ message processed
DWORD4: Type \, - 1 indicates SPC event(OQ), 2 is for IQ command IOMB
DWORD5: Length - number of DWORDs of payload always 0x40 - IOMB size
DWORD6: Host Port ID (phy0..1 port0, phy2..3 port1, phy4..5 port2, phy6..7 port3)
DWORD7: SPC Port ID
Current trace sequence number = 0xc2a352
        ------traces----
Information Marker, RQ#, IB/OB flag,
81002006 21E926F0 00000008 00000208 00000102 00000000 00000000 00000000 << IOMB DW1 ~
89C60908 00000001 00000000 00000000 AD89A000 00000000 00000208 00000000 << IOMB DW9 ~
DW16
81002006 E22B26B0 00000009 00000208 00000102 00000000 00000000 00000000
18D70908 00000001 00000000 00000000 AD89A000 00000000 00000208 00000000
81002006 \ 92372730 \ 00000007 \ 00000208 \ 00000102 \ 00000000 \ 00000000 \ 00000000
DACA0908 00000001 00000000 00000000 AD89A000 00000000 00000208 00000000
```

3.12 HSST State Capture (Optional)

The steps involved in collecting this information:

- 1) The related registers are
- a) HSST(A) SM_DEBUG_CNTRL

Phy	Shifted Destination Address : Offset	MEMBASE
0	0x3_0000 : 0x30C8	MEMBASE- III
1	0x3_0000 : 0x70C8	MEMBASE-III
2	0x3_0000 : 0xB0C8	MEMBASE-III
3	0x3_0000 : 0xF0C8	MEMBASE-III
4	0x4_0000 : 0x30C8	MEMBASE-III
5	0x4_0000 : 0x70C8	MEMBASE-III



Phy	Shifted Destination Address : Offset	MEMBASE
6	0x4_0000 : 0xB0C8	MEMBASE-III
7	0x4_0000 : 0xF0C8	MEMBASE-III

b) HSST(A) - SM_STATEMACHE_0

Phy	Shifted Destination Address : Offset	MEMBASE
0	0x3_0000 : 0x30CC	MEMBASE-III
1	0x3_0000 : 0x70CC	MEMBASE-III
2	0x3_0000 : 0xB0CC	MEMBASE-III
3	0x3_0000 : 0xF0CC	MEMBASE-III
4	0x4_0000 : 0x30CC	MEMBASE-III
5	0x4_0000 : 0x70CC	MEMBASE-III
6	0x4_0000 : 0xB0CC	MEMBASE-III
7	0x4_0000 : 0xF0CC	MEMBASE-III

c) HSST(A) - SM_STATEMACHE_1

Phy	Shifted Destination Address : Offset	MEMBASE
0	0x3_0000 : 0x30D0	MEMBASE-III
1	0x3_0000 : 0x70D0	MEMBASE-III
2	0x3_0000 : 0xB0D0	MEMBASE-III
3	0x3_0000 : 0xF0D0	MEMBASE-III
4	0x4_0000 : 0x30D0	MEMBASE-III
5	0x4_0000 : 0x70D0	MEMBASE-III
6	0x4_0000 : 0xB0D0	MEMBASE-III
7	0x4_0000 : 0xF0D0	MEMBASE-III

- 2) The steps to capture the states for one of the phy is as follows
 - 1. First write 0x0000_0000 in register (a)
 - 2. Than write 0x0000_0100 in register (a)



- 3. Read register (b)
- 4. Read register (c)
- Repeat(loop) the above 4 steps by incrementing by 1 for step 1 & 2 until you have written 0x0000_0105 in register (a). I.e. for 0x0000_0001 & 0x0000_0101, 0x0000_0002 & 0x0000_0102, 0x0000_0003 & 0x0000_0103, 0x0000_0004 & 0x0000_0104 and 0x0000_0005 & 0x0000_0105,
- 3) Finally capture the above information for all 8 phys

3.13 SSPA State Capture (Optional)

Just before you capture the Register Dumps, you need to perform a write to trigger a bit that will push the SSPA state values into the status registers. Such that when you perform the register dump, the latest states can be captured.

CONTROL REGISTER

Phy	Shifted Destination Address : Offset	MEMBASE
0	0x3_0000 : 0x2000	MEMBASE-III
1	0x3_0000 : 0x6000	MEMBASE-III
2	0x3_0000 : 0xA000	MEMBASE-III
3	0x3_0000 : 0xE000	MEMBASE-III
4	0x4_0000 : 0x2000	MEMBASE-III
5	0x4_0000 : 0x6000	MEMBASE-III
6	0x4_0000 : 0xA000	MEMBASE-III
7	0x4_0000 : 0xE000	MEMBASE-III

Instruction to set the bit

- 1) First read the register
- 2) Set bit 27 to 1
- 3) Write back the modified value to the Control Register
- 4) Proceed with register dump



End of Document