# CADENCE PROJECT-3 SEQUENTIAL CIRCUITS, SPRING 2022

### CPE 151 SP22

Student: Kong Meng Vang

Instructor: Professor Praveen Meduri

 $\underline{Part-1\ D\text{-}FF\ Schematic}$ : Design the following D Flip Flop in Cadence and show proper operation through transient simulations.






Figure – 1 DFF Schematic

- A. Schematics, test bench and appropriate transient analysis wave forms for Inverter.
- B. Schematics, test bench and appropriate transient analysis wave forms for Transmission gate.
- C. Schematics, test bench and appropriate transient analysis wave forms for tri-state Inverter.
- D. Schematics, test bench and appropriate transient analysis wave forms for the overall DFF circuit, also called top-level design, figure 1.


## A. Inverter


#### Schematic:







# Transient Analysis:









# B. Transmission Gate Schematic:








Transient Analysis:



# C. Tri-State Inverter









Transient Analysis:

D. DFF Schematics:





# Transient Analysis:




#### Discussion:


Everything seems good. All created designs are working as expected. The only thing I may need to change or revise and test again would be incorporating an inverter within the tri-state inverter design.


### Part 2 – DFF Layout:

Design the layout of a D-Flip Flop and perform DRC, LVS checks on the layout. Conduct Post-Layout extraction and simulation procedures on the final layout.

DFF Layout:









#### DRC and LVS checks:

I couldn't get zero error for the DRC and LVS checks.



Post-Layout Extraction: pinos14 6**91%, д. — М**П 45р1**901°**0 Бр1svt'' 480°1 **—** 480°п

#### Simulation:



#### Discussion:

The DFF seems to be generating the desired results but without getting zero errors for the DRC and LVS check, I'm not too confident if everything is laid out correctly. If I were to re-do this project, I would re-do this tri-state inverter as stated earlier. Also, I should design and test all the layouts for the inverter, transmission gate, and tri-state inverter before redoing the DFF to ensure each circuit is performing correctly and generating the expected results. This may also make the DFF layout less complicated and allow me to place and connect each circuit in a more linear side-by-side connection to not look as messy and complicated in comparison to what I have designed and laid out so far.