Application Acceleration with High-Level-Synthesis Dec. 29, 2022

HLS Final Project - Dilithium


Presenter: Liang-Hsin Lin, Yu-Cheng Lin

Graduate Institute of Electronics Engineering, National Taiwan University





Cryptography




- Encrypting with a public key
 - Sending messages only the intended recipient can read
- Signing with your private key
 - Verifying that you're the one who sent a message

Post-Quantum Cryptography

- Current popular algorithms could be easily solved on a sufficiently powerful quantum computer running Shor's algorithm
- Post-quantum cryptography is secure against a cryptanalytic attack by a quantum computer
- Computation complexity is high
 - Need efficient algorithm and dedicated hardware codesign
- Hardware acceleration design reference in the past few years
 - ISSCC'22, VLSI'22, ISSCC'23
 - → Fast architecture search using HLS

PQC Algorithm: Dilithium

- Basic component:
 - Polynomial ring
 - Degree of 256




```
Gen
\overline{\mathbf{0}} \mathbf{A} \leftarrow R_q^{k \times \ell}
02 (\mathbf{s}_1, \mathbf{s}_2) \leftarrow S_{\eta}^{\ell} \times S_{\eta}^{k}
03 \mathbf{t} := \mathbf{A}\mathbf{s}_1 + \mathbf{s}_2
04 return (pk = (A, t), sk = (A, t, s_1, s_2))
\mathsf{Sign}(sk,M)
05 z := |
06 while z = \bot do
07 \mathbf{y} \leftarrow S_{\gamma_1-1}^{\ell}
08 \mathbf{w}_1 := \mathsf{HighBits}(\mathbf{Ay}, 2\gamma_2)
09 c \in B_{\tau} := \mathsf{H}(M \parallel \mathbf{w}_1)
10 \mathbf{z} := \mathbf{y} + c\mathbf{s}_1
if \|\mathbf{z}\|_{\infty} \geq \gamma_1 - \beta or \|\mathsf{LowBits}(\mathbf{Ay} - c\mathbf{s}_2, 2\gamma_2)\|_{\infty} \geq \gamma_2 - \beta, then \mathbf{z} := \bot
12 return \sigma = (\mathbf{z}, c)
Verify(pk, M, \sigma = (\mathbf{z}, c))
13 \mathbf{w}_1' := \mathsf{HighBits}(\mathbf{Az} - c\mathbf{t}, 2\gamma_2)
14 if return [\![\|\mathbf{z}\|_{\infty} < \gamma_1 - \beta]\!] and [\![c = \mathsf{H}(M \parallel \mathbf{w}_1')]\!]
```

Algorithm Workflow

Key generation for example


- Uniform Sampling
- Element-wise Operations
 - NTT/Inverse NTT
 - Addition/Subtraction
 - Reduce
 - Caddq
- Pack



Algorithm Analysis – CPU Profiling


- Run on Intel Core i7-9700
- Computation bottleneck:
 - Uniform sampling
 - Matrix multiplication
 - Number theoretic transform (NTT)
 - Inverse NTT

→ accounts for 82% execution time




Proposed Architecture

• Fully-Integrated architecture supporting operations for Dilithium




SPU and Pack Unit




DPU

- Support operations for elementwise data computation
- 256-points data is computed in a parallel manner
- The DPU is composed of 256 PEs
- Each processing element (PE) supports different operation
- Hardware resource sharing across similar operations



Element-wise Computing Scheme




Supported PE Operations

- Addition
- Subtraction
- Multiplication
- CADDQ: Add Q if the data is smaller than 0
- Reduce: Reduce the range of data to 0~Q
- Pass
- Power2Round: Decompose a data into MSBs and LSBs
- NTT
- Inverse NTT

DPU Operation Flow

- Pipelined operation for DPU unit
 - Fully utilize all 256 PEs in DPU



Code Structure for DPU Class

```
class DPU
                                               2-port memory bank
private:
   int32_t pMem [POLY_NUM][N];
   int32_t p1[N], p2[N], p3[N], p4[N];
                                           256-point array for poly data
   int32_t p5[N]; //for pack
public:
   int norm err;
   int sig err;
   int hn;
   DPU();
   void read_p1(uint8_t addr);
                                      Read & write data from
   void read_p2(uint8_t addr);
   void read_p5(uint8_t addr);
                                         the memory bank
   void read ntt(uint8 t addr);
                                                                            DPU data/instruction
   void read intt(uint8 t addr);
   void write_p3(uint8_t addr);
                                                                            control for operations
   void write_p4(uint8_t addr);
   void write p5(uint8 t addr);
   void dpu_func(const uint8_t addr1, const uint8_t addr2, const uint8_t addr3, uint8_t type, uint8_t arg, uint8_t itr);
   void dpu pack(const uint8_t addr, uint8_t* rb, uint8_t* pb, int ptrs, uint8_t type, const int itr);
   void dpu unit(uint8 t type);
                                      DPU PE array
```

Code Structure for DPU Modules

Unroll loops to facilitate parallel processing

- Integrate all micro-operations in a single function
- DPU read two inputs and generate two outputs
 - p1 and p2 in
 - p3 and p4 out

```
void DPU::dpu_unit(uint8_t type){
    static int64 t tmp;
    for(int i=0;i<N;i++) {
#pragma HLS UNROLL
        switch(type){
            case OP ADD:
                p3[i] = p1[i] + p2[i];
                break;
            case OP SUB:
                p3[i] = p1[i] - p2[i];
                break;
                tmp = (int64_t)p1[i]*p2[i];
                p3[i] = tmp;
                p4[i] = (int32_t)(tmp>>32);
                break;
            case OP RD32:
                p3[i] = (p1[i] + (1 << 22)) >> 23;
                break;
            case OP CADDQ:
                p3[i] = p1[i] + ((p1[i] >> 31) & 0);
                break;
            case OP PASS:
                p3[i] = p1[i];
                break:
            case OP_POW2ROUND://p1[i](a) --> p3[i](a1), p
                p3[i] = (p1[i] + (1 \leftrightarrow (D-1)) - 1) >> D;
                p4[i] = p1[i] - (p3[i] << D);
                break;
```

Code Structure for DPU Operations

 For each function, an array of poly can be processed independently

No data dependency between each array element

Prevent the modules from over-duplicating


Set false dependency for loop pipelining

3 operations (Read, Operation, Write) for each for loop

```
void DPU::dpu func(const uint8 t addr1, const uint8 t addr2, const uint
#pragma HLS allocation function instances=dpu unit limit=1
#pragma HLS allocation function instances=read poly limit=1
#pragma HLS allocation function instances=write_poly limit=1
    uint8 t tmp addr;
    uint8 t tmp1 addr, tmp2 addr;
    switch(type){
        case FUNC ADD:
dpu add:
            for(int i=0;i<itr;i++){</pre>
   #pragma HLS pipeline
#pragma HLS DEPENDENCE variable=pMem1 inter false
#pragma HLS DEPENDENCE variable=pMem2 inter false
#pragma HLS DEPENDENCE variable=p1 inter false
#pragma HLS DEPENDENCE variable=p2 inter false
#pragma HLS DEPENDENCE variable=p3 inter false
#pragma HLS DEPENDENCE variable=p4 inter false
                read poly(addr1+i, addr2+i, true, true);
                dpu_unit(OP_ADD);
                write poly(addr3+i, 0, true, false);
            break;
        case FUNC SUB:
dpu_sub:
            for(int i=0;i<itr;i++){</pre>
#pragma HLS DEPENDENCE variable=pMem1 inter false
#pragma HLS DEPENDENCE variable=pMem2 inter false
#pragma HLS DEPENDENCE variable=p1 inter false
#pragma HLS DEPENDENCE variable=p2 inter false
#pragma HLS DEPENDENCE variable=p3 inter false
```

Code Structure for Top Level Function

Limiting the number of DPU modules (to 1)




Call DPU function for each operations (Instruction code pass-in)

```
#pragma HLS allocation function instances=dpu.dpu func limit=1
#pragma HLS ARRAY RESHAPE variable=dpu.pMem type=complete dim=2
#pragma HLS bind storage variable=dpu.pMem type=RAM T2P
#pragma HLS ARRAY_RESHAPE variable=dpu.p1 type=complete dim=1
#pragma HLS ARRAY RESHAPE variable=dpu.p2 type=complete dim=1
#pragma HLS ARRAY RESHAPE variable=dpu.p3 type=complete dim=1
#pragma HLS ARRAY RESHAPE variable=dpu.p4 type=complete dim=1
ntt:
                               0, 0,
                                                FUNC NTT, 0, L);
 dpu.dpu func( S1H ADDR,
matmul:
 dpu.dpu func(
                  A_ADDR,S1H_ADDR, T1_ADDR,
                                             FUNC MATMUL, 0, L);
rd:
  dpu.dpu_func(
                 T1 ADDR.
                                                 FUNC_RD, 0, K);
intt:
 dpu.dpu_func(
                 T1 ADDR.
                               0,
                                        0,
                                               FUNC_INTT, 0, K);
montmul:
 dpu.dpu func(MONT2 ADDR, T1 ADDR, T1 ADDR, FUNC MONTMUL, 0, K);
add:
                T1_ADDR, S2_ADDR, T1_ADDR,
                                                FUNC ADD, 0, K);
 dpu.dpu func(
cadda:
 dpu.dpu func(
                 T1 ADDR,
                               0,
                                        0,
                                              FUNC CADDO, 0, K);
pow2round:
                T1_ADDR, T1_ADDR, T0_ADDR, FUNC_POW2ROUND, 0, K);
 dpu.dpu func(
pack1:
 dpu.dpu_pack(
                    0, rho, pk,
                                         0, BYTE_PACK, SEEDBYTES);
pack2:
                                                            K);
 dpu.dpu_pack(T1_ADDR, 0, pk, SEEDBYTES, T1_PACK,
 spu.shake(256, tr, CRHBYTES, pk, CRYPTO PUBLICKEYBYTES);
```

Code Implementation – NTT and Inverse NTT


NTT

- Step1: permutation
- Step3: vector multiplication
- Step2: vector add/sub
- Step4: go to step1



Inverse NTT

- Step1: permutation
- Step2: vector add/sub
- Step3: vector multiplication
- Step4: go to step1



Code Implementation – SPU unit and Pack unit


SPU & pack unit

```
class SPU
private:
    uint64 t s[25];
    unsigned int pos;
    SPU();
    void store64(uint8_t x[8], uint64_t u);
    uint64 t load64(const uint8 t x[8]);
    void KeccakF1600_StatePermute();
    void shake init();
    void stream init(unsigned int mode, const uint8 t seed[CRHBYTES], uint16 t n
    void shake absorb(unsigned int mode, const uint8 t *m, size t mlen);
    void shake finalize(unsigned int mode);
    void shake squeezeblocks(unsigned int mode, uint8 t *out, size t nblocks);
    void shake squeeze(unsigned int mode, uint8 t *out, size t outlen);
    void shake(unsigned int mode, uint8_t *out, size_t outlen, const uint8_t *in
    void sample uniform(int32 t* a, const uint8 t seed[SEEDBYTES], uint16 t nonc
    void sample_eta(int32_t* a, const uint8_t seed[SEEDBYTES], uint16_t nonce);
    void sample cp(int32 t *c, const uint8 t seed[SEEDBYTES]);
```

```
void DPU::dpu pack(const uint8 t addr, uint8 t* rb, uint8 t* pb, int ptrs, uint8 t type, const int itr){
#pragma HLS ARRAY RESHAPE variable=p5 type=complete dim=1
   static int ptr;
   ptr = ptrs;
   switch(type){
       case T1 PACK:
           for(int j=0; j<K; j++){
               read p5(addr+j);
                for(int i=0; i < N/4; ++i) {
                   pb[ptr+0] = (p5[4*i+0] >> 0);
                   pb[ptr+1] = (p5[4*i+0] >> 8) | (p5[4*i+1] << 2);
                   pb[ptr+2] = (p5[4*i+1] >> 6) | (p5[4*i+2] << 4);
                   pb[ptr+3] = (p5[4*i+2] >> 4) | (p5[4*i+3] << 6);
                   pb[ptr+4] = (p5[4*i+3] >> 2);
                   ptr += 5;
           break;
       case T1 UNPACK:
           for(int j=0; j<K; j++){
                for(int i = 0; i < N/4; ++i) {
                   p5[4*i+0] = (((uint32_t)pb[ptr+0] >> 0) | ((uint32_t)pb[ptr+1] << 8)) & 0x3FF;
                   p5[4*i+1] = (((uint32_t)pb[ptr+1] >> 2) | ((uint32_t)pb[ptr+2] << 6)) & 0x3FF;
                   p5[4*i+2] = (((uint32_t)pb[ptr+2] >> 4) | ((uint32_t)pb[ptr+3] << 4)) & 0x3FF;
                   p5[4*i+3] = (((uint32_t)pb[ptr+3] >> 6) | ((uint32_t)pb[ptr+4] << 2)) & 0x3FF;
                   ptr += 5;
                write_p5(addr+j);
           break;
       case T0 PACK:
           for(int j=0; j<K; j++){
               read p5(addr+j);
                for(int i = 0; i < N/8; ++i) {
```

HLS Observations

- 1. DPU Unit high latency and recourse usage
 - Use "if-else" instead of "switch-case"



```
void DPU::dpu func(const uint8 t addr1,
#pragma HLS allocation function instance
#pragma HLS allocation function instance
#pragma HLS allocation function instance
    uinto + tmp addr:
               addr, tmp2 addr;
          (type)
                  ADD:
                _nt i=0;i<itr;i++){</pre>
              pipeline
#pragma HLS DEPENDENCE variable=pMem1 in
#pragma HLS DEPENDENCE variable=pMem2 ir
#pragma HLS DEPENDENCE variable=p1 inter
#pragma HLS DEPENDENCE variable=p2 inter
#pragma HLS DEPENDENCE variable=p3 inter
#pragma HLS DEPENDENCE variable=p4 inter
                read poly(addr1+i, addr2
                dpu unit(OP ADD);
                write poly(addr3+i, 0,
            break;
        case FUNC_SUB:
            for(int i=0;i<itr;i++){</pre>
#pragma HLS DEPENDENCE variable=pMem1 ir
#pragma HLS DEPENDENCE variable=pMem2 ir
#pragma HLS DEPENDENCE variable=p1 inter
```

HLS Observations

2. Use ALLOCATION pragma to restrict instance number

```
#pragma HLS allocation function instances=dpu_unit limit=1
#pragma HLS allocation function instances=read_poly limit=1
#pragma HLS allocation function instances=write_poly limit=1
```

- 3. Inline read/write function to set false dependency
 - Vitis HLS cannot set false dependency for member in function
 - Add inline pragma in read/write function

```
void DPU::dpu func(const uint8 t addr1,
#pragma HLS allocation function instance
#pragma HLS allocation function instance
#pragma HLS allocation function instance
    uint8 t tmp addr;
    uint8 t tmp1 addr, tmp2 addr;
    switch(type){
        case FUNC ADD:
dpu add:
            for(int i=0;i<itr;i++){</pre>
// #pragma HLS pipeline
#pragma HLS DEPENDENCE variable=pMem1 in
#pragma HLS DEPENDENCE variable=pMem2 in
#pragma HLS DEPENDENCE variable=p1 inter
#pragma HLS DEPENDENCE variable=p2 inter
#pragma HLS DEPENDENCE variable=p3 inter
#pragma HLS DEPENDENCE variable=p4 inter
                read poly(addr1+i, addr2
                dpu unit(OP ADD);
                write poly(addr3+i, 0,
            break;
        case FUNC_SUB:
            for(int i=0;i<itr;i++){</pre>
dpu sub:
#pragma HLS DEPENDENCE variable=pMem1 in
#pragma HLS DEPENDENCE variable=pMem2 ir
#pragma HLS DEPENDENCE variable=p1 inter
```

HLS Implementation Result

- Total execution time: 87646
 - SPU and Pack Unit is the bottleneck

■ dpu_func	271	660	28	238	658	26
o dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1				14	14	14
dpu_func_Pipeline_FUNC_CADDQ_LOOP1				13	13	13
Ø dpu_func_Pipeline_FUNC_MONTMUL_LOOP1				13	13	13
o dpu_func_Pipeline_FUNC_RD_LOOP1				13	13	13
o dpu_func_Pipeline_FUNC_ADD_LOOP1				13	13	13
Ø dpu_func_Pipeline_FUNC_MONTMUL_LOOP2				13	13	13
o dpu_func_Pipeline_FUNC_MONTMUL_LOOP3				13	13	13
o dpu_func_Pipeline_FUNC_MONTMUL_LOOP4				13	13	13
Ø dpu_func_Pipeline_FUNC_RD_LOOP2				13	13	13
o dpu_func_Pipeline_FUNC_RD_LOOP3				13	13	13
				475	475	475
				577	577	577
				657	657	657

Ī	M	od	lules	& Loops	Avg II	Max II	Min II	Avg Latency	Max Latency	Min Latency
П	4	•) dp	ou_keygen				87646	87646	87646
П			0	dpu_keygen_Pipeline_VITIS_LOOP_40_1				256	256	256
			0	dpu_keygen_Pipeline_VITIS_LOOP_41_2				256	256	256
П			0	dpu_keygen_Pipeline_VITIS_LOOP_321_1				25	25	25
П			0	dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4				2048	2048	2048
П				shake_absorb_1	1945	4390	1860	28	28	28
			0	dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6				2048	2048	2048
П				dpu_keygen_Pipeline_VITIS_LOOP_54_7				257	257	257
J			0	dpu_keygen_Pipeline_VITIS_LOOP_55_8				257	257	257
N			0	dpu_keygen_Pipeline_VITIS_LOOP_56_9				257	257	257
			0	shake_squeeze_2				101	101	101
П			0	dpu_func	271	660	28	238	658	26
П			0	dpu_keygen_Pipeline_VITIS_LOOP_55_5				32	32	32
IJ				dpu_keygen_Pipeline_VITIS_LOOP_321_110				25	25	25
/			0	dpu_keygen_Pipeline_VITIS_LOOP_60_6				32	32	32
Ш			0	dpu_keygen_Pipeline_VITIS_LOOP_61_7				32	32	32
			0	dpu_pack				2725	2725	2725
П				shake_absorb_3				1734	1734	1734
П			0	shake_squeeze				77	77	77
				dpu_keygen_Pipeline_VITIS_LOOP_62_8				48	48	48
				dpu_pack_4	2149	2344	1954	2404	2918	1952
			_	VITIS_LOOP_31_1_VITIS_LOOP_32_2				55828	55828	55828
				VITIS_LOOP_37_3				6791	6791	6791
			\mathbb{S}	VITIS_LOOP_42_4				6669	6669	6669

Design Comparison

- Compared with high-end CPU & state-of-the-art FPGA architecture
 - CPU: Intel Core i7-9700
 - FPGA Implementation: ICFPT'21[3]


Latency (cycle)

	CPU	This Work
Total Key Generation	446475	87646

	ICFPT'21[3]	This Work
NTT	1831	577
Matrix Multiplication	1754	475
Inverse NTT	1475	670

Architecture Exploration

- Read p1 and read p2 takes two cycle
 - Additional data idle time can increase buffer usage
 - Same situation happens for memory write access
- 2 memory banks
 - Complicated data access pattern for different operations
 - How to allocate data?
- → Algorithm breakdown & analysis
- **→** Intermediate product reallocation



Architecture Exploration

2-memory-bank implementation

- Increase memory bandwidth via efficient allocation of variable
 - Enhance pipeline efficiency
 - Read & write in one cycle

```
switch(type){
        case FUNC ADD:
dpu add:
           for(int i=0;i<itr;i++){
// #pragma HLS pipeline
#pragma HLS DEPENDENCE variable:
#pragma HLS DEPENDENCE variable:
                                 Clearly specify the
#pragma HLS DEPENDENCE variable:
                                  three operations
#pragma HLS DEPENDENCE variable:
#pragma HLS DEPENDENCE variable=p3 inter talse
#pragma HLS DEPENDENCE vanishla_nd inten_false
                read poly(addr1+i, addr2+i, true, true)
               dpu unit(OP ADD);
               write_poly(addr3+i, 0, true, false);
            break;
```

```
void DPU::read poly(uint8_t addr_p1, uint8_t addr_p2, bool p1_en, bool p2_e
#ifdef DEBUG
    assert((!(p1 en && p2 en)) | | ((addr p1 >= (1 << 7)) ^ (addr p2 >= (1
#endif
    bool mem switch;
                                                  Assertion for ZERO
    if ((!isInMem1(addr p1) && p1 en) || (isInMem
                                                    memory conflict
    else mem switch = 0;
    uint8 t readMem1 addr, readMem2 addr;
    if (mem_switch) {
       readMem1 addr = addr p2;
       readMem2 addr = addr p1;
                                                  Memory address &
    else {
                                                     data switching
       readMem1 addr = addr p1;
       readMem2 addr = addr p2;
    if (readMem2 addr > 127) readMem2 addr = getMem2Addr(readMem2 addr);
    for(int i=0;i<N;i++) {
#pragma HLS UNROLL
        if (mem switch) {
            p1[i] = pMem2[readMem2_addr][i];
            p2[i] = pMem1[readMem1 addr][i];
        else {
                   nMam1[readMam1 addr][i]
```

Architecture Exploration

Encountered Problem

- Excessively large resource usage for data switching in read module
- Generate numerous expressions using LUT

select_ln107_1002_fu_23257_p3	select	0 0	4095	1	8192
select_ln107_1003_fu_23263_p3	select	0 0	4095	1	8192
select_ln107_1004_fu_23292_p3	select	0 0	4095	1	8192
select_ln107_1005_fu_23298_p3	select	0 0	4095	1	8192
select_ln107_1006_fu_23325_p3	select	0 0	4095	1	8192
select ln107 1007 fu 23331 p3	select	0 0	4095	1	8192
select_ln107_1008_fu_23358_p3	select	0 0	4095	1	8192
	select	øj øj	4095	1	8192
 select_ln107_100_fu_8047_p3	select	øi øi	4095	1	8192
select ln107 1010 fu 23382 p3	select	øj øj	4095	1	8192
 select_ln107_1011_fu_23415_p3	select	0 0	4095	1	8192
select ln107 1012 fu 23399 p3	select	0 0	4095	1	8192
 select_ln107_1013_fu_23431_p3	select	0 0	4095	1	8192
select_ln107_1014_fu_23459_p3	select	0 0	4095	1	8192
select_ln107_1015_fu_23465_p3	select	0 0	4095	1	8192
select_ln107_1016_fu_23494_p3	select	0 0	4095	1	8192
select_ln107_1017_fu_23500_p3	select	0 0	4095	1	8192
select ln107 1018 fu 23527 p3	select	0 0	4095	1	8192
select_ln107_1019_fu_23533_p3	select	0 0	4095	1	8192
 select_ln107_101_fu_8079_p3	select	0 0	4095	1	8192
select_ln107_1020_fu_23560_p3	select	0 0	4095	1	8192
select ln107 1021 fu 23566 p3	select	0 0	4095	1	8192
	i				

=======================================									
== Utilization Estimates									
* Summary:									
<u>+</u>	·	+	+	+	+				
Name	BRAM_18K	DSP	FF	LUT	URAM				
t	++· ·	+	+	+	+				
DSP	! - <u>!</u>	-	-	-	-				
Expression	! - <u>!</u>	-!	0	4193310	-!				
FIFO	! - <u>!</u>	-!	-	-	-				
Instance	! - <u>!</u>	-!	-!	-	-				
Memory	! - <u>!</u>	-!	-!	-	-!				
Multiplexer	ļ -ļ	-	-!	- [-!				
Register	l -I	-1	4243441	16288	-				
+	·		+	+	+				
Total	0	0	4243441	4209598	0				
+	++·		+	+	+				
Available SLR	1344	3072	864000	432000	320				
+	·		+	+	+				
Utilization SLR (%)	0	0	491	974	0				
+	++-	+	+	+	+				
Available	4032	9216	2592000	1296000	960				
+	++-	+	+	+	+				
Utilization (%)	0	0	163	324	0				
+		+	+	+	+				

Summary & Conclusions

- Fully-Integrated architecture for Dilithium using high level synthesis
 - Approximately good as state-of-the-art design

Difficulties

- Rewriting the C code takes time
 - 2000+ lines code rewrite
 - 2-3 weeks labor work for 2 people

What's next? (If possible)

- Finish two-memory bank design
- Manual resource sharing in the DPU PE array
- Optimization on SPU and Pack Unit

References

- 1. NIST Post-Quantum Cryptography Standardization: https://csrc.nist.gov/Projects/post-quantum-cryptography
- 2. Dilithium: https://pq-crystals.org/dilithium/index.shtml
- 3. L. Beckwith, D. T. Nguyen and K. Gaj, "High-Performance Hardware Implementation of CRYSTALS-Dilithium," *2021 International Conference on Field-Programmable Technology (ICFPT)*, pp. 1-10, 2021.