RISC-V RV32I Base Instruction Set

[1] RISC-V RV32I Instruction Set Listing, Table 25.2, page 130 (pdf reader page 146/236)
RISC-V Instruction Set Manual, Vol I, Unprivileged ISA Document, Version 20190608-Base-Ratified, Editors: Andrew Waterman, Krste Asanovic, Jun 8, 2019

 vicilogic
 RV32I Base Instruction Set (this document)

 Interactive RISC-V RV32I Base Instruction Set Table

		I	l	I						T .	I
ID (0x)	ID (0d)	instruction									
(UX)	(va)	mnemonic	description	instruction(31:0) format						Type	instruction syntax
										-	
				31			12	11 7	6 opcode 0		
1	1	LUI	load upper immediate		imm[31:1			rd	0110111	U	lui rd, imm
2	2	AUIPC	add upper immed to PC		imm[31:1	12]		rd	0010111	U	auipc rd, imm
<u> </u>		p and link							<u> </u>	151 84 184 84	
3	3	JAL	jump and link	II.	mm[20¦10:1¦1	1;19:12]		rd	1101111	J	jai rd, imm
i							f3				
i	Bran	nch instruction	ns	31 25	24 20	19 15	14 12	11 7	6 0		
4	4	BEQ	branch if equal	imm[12;10:5]	rs2	rs1	000	imm[4:1;11]	1100011	В	beg rs1, rs2, imm
5	5	BNE	branch if not equal	imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	В	bne rs1, rs2, imm
6	6	BLT	branch if less than (lt)	imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	В	blt rs1, rs2, imm
7	7	BGE	branch if greater than (gt)	imm[12 10:5]	rs2	rs1	101	imm[4:1,11]	1100011	В	bge rs1, rs2, imm
8	8	BLTU	branch if It than or eq unsgn	imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	В	bltu rs1, rs2, imm
9	9	BGEU	branch if gt than unsgn	imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	В	bgeu rs1, rs2, imm
		_		-		•			•		-
<u> </u>		p and link (re		31			14 12				
0xA		JALR	jump & link register	imm[1	L1:0]	rs1	000	rd	1100111		jair ra, imm(rs1)
_		nory Load Ins			_					<u> </u>	
	11		load byte	imm[1		rs1	000	rd	0000011	L.	lb rd, imm(rs1)
		LH	load halfword	imm[1		rs1	001	rd	0000011 0000011		lw rd, imm(rs1)
-		LW LBU	load word	imm[1		rs1	010	rd		H	lw rd, imm(rs1) lbu rd, imm(rs1)
	14 15	LHU	load byte unsigned load halfword unsigned	imm[1 imm[1		rs1 rs1	100 101	rd rd	0000011 0000011	H	lhu rd, imm(rs1)
UXF			nmediate instructions	minita	11.0]	131	101	Tu	0000011	<u> </u>	110 10, 11111(132)
0v10		ADDI	ladd immediate	imm[1	11:01	rs1	000	rd	0010011		addi rd, rs1, imm
0x10		SLTI	set less than immediate	imm[1		rs1	010	rd	0010011	L i	slti rd, rs1, imm
0x11		SLTIU	set less than immed unsgn	imm[1		rs1	011	rd	0010011	H	sitiu rd, rs1, imm
		XORI	xor immediate	imm[1		rs1	100	rd	0010011	Hi	xori rd, rs1, imm
0x14		ORI	or immediate	imm[1		rs1	110	rd	0010011	Hi	ori rd, rs1, imm
0x15		ANDI	and immediate	imm[1		rs1	111	rd	0010011	1	andı rd, rs1, ımm
		I.			-	1		ı	ı		
i	Men	mory Store In:	structions	31 25	24 20	19 15	14 12	11 7	6 0		
0x16		SB	store byte	imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	S	so rs2, imm(rs1)
0x17	_	SH	store halfword	imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	S	sn rsz, imm(rs1)
0x18	24	SW	store word	imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	S	sw rsz, imm(rs1)
	_										
<u> </u>		stant shift Ins		f7							
0x19			constant-shift left	0000000	shamt	rs1	001	rd	0010011		SIII rd, rs1, snamt
0x1A			constant-shift right	0000000	shamt	rs1	101	rd	0010011	<u> </u>	- , - ,
0x1B		SRAI	constant-shift right arithmetic egister instructions	0100000	shamt	rs1	101	rd	0010011	_ '	srai rd, rs1, shamt
0v10		ger register-re	add	0000000	rs2	rs1	000	rd	0110011	R	add rd, rs1, rs2
		SUB	subtract	0100000	rs2	rs1	000	rd	0110011	R	sub rd, rs1, rs2
0x1D		SLL	register-shift left	0000000	rs2	rs1	001	rd rd	0110011	R	sll rd, rs1, rs2
0x1F		SLT	set less than	0000000	rs2	rs1	010	rd	0110011	R	slt rd, rs1, rs2
0x1F		SLTU	set less than unsigned	0000000	rs2	rs1	011	rd	0110011	R	sltu rd, rs1, rs2
0x21		XOR	xor	0000000	rs2	rs1	100	rd	0110011	R	xor rd, rs1, rs2
		SRL	register-shift right (logical)	0000000	rs2	rs1	101	rd	0110011	R	srl rd, rs1, rs2
0x22			register-shift right (arithmetic)	0100000	rs2	rs1	101	rd	0110011	R	sra rd, rs1, rs2
0x22 0x23		SRA				rs1	110	rd	0110011	R	or rd, rs1, rs2
	35	OR OR	or	0000000	rs2	131					
0x23	35 36			0000000 0000000	rs2	rs1	111	rd	0110011	R	and rd, rs1, rs2
0x23 0x24	35 36	OR	or	0000000	rs2	rs1	111			R	and rd, rs1, rs2
0x23 0x24 0x25	35 36 37	OR AND	or	0000000	rs2 20	rs1 19 15	111 14 12	11 7	6 0	R	and rd, rs1, rs2
0x23 0x24 0x25 0x26	35 36 37	OR AND FENCE	or	0000000 31 fm pr	rs2 20 ed succ	rs1 19 15 rs1	111 14 12 000	11 7	6 0	R	and rd, rs1, rs2
0x23 0x24 0x25	35 36 37 38 39	OR AND	or	0000000	rs2 20 ed succ	rs1 19 15	111 14 12	11 7	6 0	R	and rd, rs1, rs2