

Languages & Low-Level Programming

Mark P Jones Portland State University

Spring 2016

Week 6: L4 Implementation

1

### Introducing "pork"

- pork = the "Portland Oregon Research Kernel"
- An implementation of (a subset of) L4 X.2
- Similar API to Pistachio, but specific to IA32 platform
- Written around the start of 2007
- "I have almost all the pieces that I need to build an L4 kernel ... perhaps I should try putting them together?"
- Built using the techniques we have seen so far in this course ...
- ... let's take a tour!

2

**Boot** 

### entry: .global entry entry: cli # Turn off interrupts Create initial page directory: ... Turn on paging/protected mode execution: ... Initialize GDT: ... Initialize IDT: ... Initialize PIC: jmp init # Jump off into kernel, no return! # Halt processor: Also used as code for the idle thread. .global halt halt: jmp halt Data areas: .data ...

### **Exception handlers**

```
# Descriptors and handlers for exceptions:
intr 0, divideError
intr 1, debug
intr 2, nmiInterrupt
intr 3, breakpoint
intr 4, overflow

intr 5, boundRangeExceeded
intr 6, invalidOpcode
intr 7, deviceNotAvailable
intr 8, doubleFault, err=HWERR
intr 9, coprocessorSegmentOverrun

intr 10, invalidTSS, err=HWERR
intr 11, segmentNotPresent, err=HWERR
intr 12, stackSegmentFault, err=HWERR
intr 13, generalProtection, err=HWERR
intr 14, pageFault, err=HWERR
intr 15 is Intel Reserved
intr 16, floatingPointError
intr 17, alignmentCheck, err=HWERR
intr 19, simdFloatingPointException

// Slots 20-31 are Intel Reserved
```


### Hardware interrupt handlers

### System call entry points

```
threadControl, err=NOERR, dpl=3
spaceControl, err=NOERR, dpl=3
ipc, err=NOERR, dpl=3
exchangeRegisters, err=NOERR, dpl=3
schedule, err=NOERR, dpl=3
            INT_THREADCONTROL, threadControl, INT_SPACECONTROL, spaceControl,
intr
            INT_IPC,
INT_EXCHANGEREGS,
INT_SCHEDULE,
INT_THREADSWITCH,
INT_UNMAP,
intr
intr
intr
                                                                         err=NOERR, dpl=3
err=NOERR, dpl=3
                                           threadSwitch,
intr
                                           unmap,
            INT_PROCCONTROL,
INT_MEMCONTROL,
intr
intr
                                          processorControl, memoryControl,
                                                                         err=NOERR, dpl=3
err=NOERR, dpl=3
intr
             INT_SYSTEMCLOCK,
                                           systemClock,
                                                                         err=NOERR, dpl=3
```

7

### Overall kernel structure



8

### An example exception handler

```
ENTRY invalidOpcode() {
   byte* eip = (byte*)current->context.iret.eip;
   if (eip[0]==0xf0 && eip[1]==0x90) { // Check for LOCK NOP instruction
        current->context.iret.eip += 2; // found => KernelInterface syscall
   KernelInterface_SetBaseAddress = kipStart(current->space);
   KernelInterface_SetApIVersion = API_VERSION;
   KernelInterface_SetAPIVersion = API_FLAGS;
   KernelInterface_SetAPIVersion = API_FLAGS;
   KernelInterface_SetKernelId = KERNEL_ID;
   resume();
  }
  handleException(6);
}
```



10

П

### What's in the KIP?

+C/+18

~	SCHEDULE SC	THREADSWITCH SC	Reserved	+F0 / +1E0		
EXCHANGEREGISTERS SC	Unmap SC	LIPC SC	IPC SC	+E0 / +1C0		
MEMORYCONTROL pSC	PROCESSOR CONTROL pSC	THREADCONTROL pSC	SPACECONTROL pSC	+D0 / +1A0		
ProcessorInfo	PageInfo	ThreadInfo	ClockInfo	+C0 / +180		
ProcDescPtr	BootInfo	,	~	+B0 / +160		
KipAreaInfo	UtcbInfo	VirtualRegInfo	~	+A0 / +140		
		~		+90 / +120		
~						
~						
~						
	~	MemoryInfo	~	+50 / +A0		
~						
~						
~						
		v		+10 / +20		
KemDescPtr	API Flags	API Version	0 <sub>(0/32)</sub> 'K' 230 '4' 'L'	+0		

+4/+8

+8/+10

### Onetime macros

13

### Kernel entry points

```
SystemCalls: .long (spaceControlEntry - Kip)
.long (threadControlEntry - Kip)
.long (ipcEntry - Kip)
.long (exchangeRegistersEntry - Kip)
.long (threadSwitchEntry - Kip)
...

#-- Privileged system call entry points:
.align 128


spaceControlEntry:
int $INT_SPACECONTROL
ret
threadControlEntry:
int $INT_THREADCONTROL
ret
...

#-- System call entry points:
...

ipcEntry: int $INT_IPC
ret
threadSwitchEntry:
int $INT_IPC
ret
...
```

14

### Thread Ids



### Flexpage implementation

```
* The Flexpage datatype:

* The Flexpage datatype:

* Typedef unsigned Fpage;

static inline Fpage fpage(unsigned base, unsigned size) {

return align(base, size) | (size<<4);
}

static inline Fpage completeFpage(void) { // [0::Bit 22 | 1::Bit 6 |0|r|w|x] return (1<<4);
}

extern unsigned fpsize[];

// initialized to 0 -> 0, 1 -> 32, 2 -> 0, ..., 11 -> 0,

// 12 -> 12, 13 -> 13, ..., 32 -> 32, 33 -> 0, ...

extern unsigned fpmask[];

// initialized to 0 -> 0, 1 -> -0, 2 -> 0, ..., 11 -> 0,

// 12 -> 0xffff, 13 -> 0xlffff, ..., 32 -> 0xffffffff, 33 -> 0, ...

static inline unsigned fpageMask[Fpage fp) { return fpmask[(fp>>4)&0x3f]; }

static inline unsigned fpageSize(Fpage fp) { return fpageMask(fp) == 0; }

static inline bool isNihage(Fpage fp) { return fpageMask(fp) == 0; }

static inline bool isNihage(Fpage fp) { return fpageMask(fp) == 0; }

static inline unsigned fpageStart(Fpage fp) { return fpageMask(fp) == 0; }

static inline unsigned fpageStart(Fpage fp) { return fpageMask(fp) == 0; }

static inline unsigned fpageStart(Fpage fp) { return fpageMask(fp); }

static inline unsigned fpageStart(Fpage fp) { return fpageMask(fp); }
```

15

### Initialization of fpsize and fpmask arrays

20

Memory Management

### Kernel Memory Allocator

- void initMemory(void);
   The kernel reserves a pool of 4K pages as part of the initialization process.
- void\* allocPage1(void);
   Allocates a single page from the kernel pool
- void freePage(void\* p);
   Returns a single page to the kernel pool
- bool availPages(unsigned n);
   Checks to see if there are (at least) n free pages
- Around ~150 lines of code, most in initMemory()
- No automatic GC in pork ...

2

### Why alloc1()?

- $\bullet$  A function f that requires the allocation of up to N pages (but never more) has a name of the form fN
- A function that calls fN() will either:
  - Call availPages(N) beforehand
  - Have a name of the form gM, where M is N plus the number of additional pages that gM might require ...
- Goal: minimize number of checks for free pages
  - Reduce code size
  - Improve performance
  - Fewer places to write error handling code

23

### Alas, this could fail:

• Consider the following function:

• But now suppose f() takes the form:

```
void f() {
  if (availPages(1)) { ... allocPage1(); ... }
}
```


- Pork still uses this naming convention, but relies on "disciplined use"
- Maybe a type system could do better ... ?


### Thread Control Blocks

### Thread control blocks (TCBs)

```
ThreadId
                     tid;
                                           \ensuremath{//} this thread's id and version number
                     status:
                                           // thread status
bvte
                     prio;
padding;
                                           // thread priority
byte
byte
                     count;
                                           // for gc of TCBs in kernel memory
struct UTCB*
                     utcb:
                                           // pointer to this thread's utcb
// virtual address of utcb
unsigned
                     vutcb;
                                           // list of threads waiting to send // pointer to owner of sendqueue
struct TCB*
struct TCB*
                     sendqueue;
receiver;
struct TCB*
                     prev;
struct TCB*
                                           // pointer to this thread's addr space
// exception number or page fault addr
// context of user level process
struct Space*
                     space:
unsigned faultCode
struct Context context;
ThreadId
                     scheduler;
                                           // scheduling parameters
                     timeslice;
unsigned
                     timeleft;
quantleft;
unsigned
```

### Thread control blocks (TCBs)






### Allocating and initializing TCBs

```
struct TCB* allocTCB1(ThreadId tid, struct Space* space, ThreadId scheduler) {
  unsigned threadNo = threadNo(tid);
TCBTable* tab = tcbDir[threadNo>>TCBDIRBITS];
  if (!tab) {
    tab = tcbDir[threadNo>>TCBDIRBITS] = (TCBTable*)allocPage1();
  }
++tab[0]->count; // Count an additional TCB in this page
  struct TCB* tcb = ((struct TCB*)tab) + mask(threadNo, TCBDIRBITS);
tcb->tid = tid;
tcb->status = Halted;
                       = space;
= 0;
  tcb->space
  tcb->utcb
                       = 0xffffffff;
  tcb->vutcb
  tcb->sendqueue
                       = tcb;
  tcb->next
  tcb->prev = tcb;
tcb->prio = 128;
tcb->scheduler = scheduler;
                                        // Default is unspecified
  tcb->timeslice = tcb->timeleft = 10000; tcb->quantleft = 0;
                                        // Default timeslice is 10ms
// Default quantum is infinite
 initUserContext(&(tcb>context));
enterSpace(space); // Register the thread in this space
  return tcb;
```


### Allocating/Freeing TCBs

- Primitives: allocTCB1() and destroyTCB()
- Every TCB contains a count field
- Reference count TCBtables using the count field for the first TCB in the table
- New TCBTables obtained via allocPage1()
- Empty TCBTables recycled using freePage()
- Lazy initialization (page already zeroed)



### Type Safety?

• To maintain type safety if we were doing this in Habit:





must be fully initialized at allocation time ...

32

### Type Safety?


• To maintain type safety if we were doing this in Habit:






Type Safety?

• To maintain type safety if we were doing this in Habit:



Type Safety?


• To maintain type safety if we were doing this in Habit:



Pages are never truly freed ...


### Type Safety?

• To maintain type safety if we were doing this in Habit:




• ... unless we have garbage collection ... ?

37



## Scheduling data structures: runqueue

### Scheduling data structures: prioset




### Switching to a new thread

41

### Switching to a new thread (w/o debugging)

### Address Spaces

43



### Representing address spaces

### A typical system call

Spaces and mappings

ThreadId

ThreadId

ThreadId

Totableidx12

Totable = Array 32 TCB

Array 256 (Stored (Ptr TCB))

Tunqueue

Id queue data scheduling params


Context

TCB

Space

### Representing mappings

- A binary search tree of memory regions within a single address space
- A mapping data base that documents the way that memory regions have been mapped between address spaces



### Small Objects:

- Pork uses only two "small" object types (≤32 bytes):
  - Address space descriptors (Space)
  - Mapping descriptors (Mapping)
- Kernel allocates/frees pages to store small objects (each page can store up to 127 objects)
- Pages with free slots are linked together




header
object
free space

50

### Small Objects, continued:

- Issues:
  - Fragmentation: Compacting GC is probably feasible but possibly expensive
  - Denial of service/interference between spaces: Could have a separate pool of object pages for each address space ...
- · Costs?
  - Current implementation for allocating/freeing small objects takes ~70 lines, including header structure declaration
- For memory safety: separate pools of Space and Mapping objects ...



### Page Dirs and Page Tables:

- Page directories and page tables use full pages
- Aligned pointers take fewer than 32 bits; how can this be tracked in the type system?
- Physical rather than virtual addresses
- Allocation and deallocation controlled via reference counts in Space structures

53

# User TCBs (UTCBs): ThreadId Array 4k (Stored (Ptr TCBTable)) TCBTable = Array 32 TCB Array 256 (Stored (Ptr TCB)) TURQueue data scheduling params Context TCB Space PTab PTab PTab PTab PTab

### User TCBs (UTCBs):

- Mapped into kernel space, also fully accessible in user space
- Just bits: No pointers, references, indexes
- Could be recycled into the pool of kernel pages
- Currently freed only when all active threads in a space have terminated

55

### **IPC**

56

### Thread status

### The ipc system call

### The send phase (Part I)

```
static bool sendPhase(IPCType sendtype, struct TCB* send, ThreadId recvId) {
    // Find the receiver TCB:
    struct TCB* recv;
    if (recvId==anythread ||
        recvId==anylocalthread ||
        i(recvId=anylocalthread ||
        i(recvId=anylocalthread ||
        i(recvId=anylocalthread ||
        i(recvId=anylocalthread ||
        i(recvId=sendtype, send, NonExistingPartner);
    return 0;
}

// Determine whether we can send the message immediately:
    if (isReceiving(recv)) {
    IPCType recvtype = ipctype(recv);
    ThreadId srcid = recvFromSpec(recvtype, recv);
    if (isrcid=send->tid) ||
        (srcid=send->tid) ||
        (srcid=send->tid) ||
        (srcid=send->tid) ||
        (srcid=send->tid) ||
        (srcid=send->tid) ||
        (srcid=send->tid) ||
        (srcid=send->transferMessage(sendtype, send, recvtype, recv);
    if (err==NoError) {
        resumeThread(recv);
        return 1;
    } else {
        sendError(sendtype, send, err);
        recvError(recvtype, recv, err);
        return 0;
    }
}
...
```

### The send phase (Part 2)

```
// Destination is not ready to receive a message, so try to block: -----
if (sendCanBlock(sendtype, send)) {
   if (send->status==Runnable) {
      removeRunnable(send);
   }
   send->status = Sending(sendtype) | (Halted & send->status);
   send->receiver = recv;
   recv->sendqueue = insertTCB(recv->sendqueue, send);
} else {
   sendError(sendtype, send, NoPartner);
}
return 0;
}
```

### Transferring messages

61

62

63

### Regular IPC: $MRs \implies MRs$ struct UTCB\* sutcb = send->utcb; unsigned u = mask(sutcb->mr[0], unsigned u unsigned t = mask(sutcb->mr[0], 6); // untyped items = mask(sutcb->mr[0]>>6, 6); // typed items if ((u+t>=NUMMRS) || (t&1)) { return MessageOverflow; } else { MsgTag [MR<sub>0</sub>] label (16/48) $t_{(6)}$ unsigned i; rutcb->mr[0] = MsgTag(sutcb->mr[0]>>16, 0, t, u); for (i=1; i<=u; i++) { rutcb->mr[i] = sutcb->mr[i]; if (err!=NoError) { return err; } while ((t-=2)>0); return NoError;

### Example: IPCs from hardware interrupts

```
ENTRY hardwareIRQ() {
    unsigned n = current->context.iret.error;
    maskAckIRQ(n); // Mask and acknowledge the interrupt with the PIC
    struct TCB* irqTCB = existsTCB(n);

// An irq thread may be Halted, Sending (i.e., waiting for the user level
    // handler to receive notice of the interrupt), or Receiving (i.e., waiting
    // for the user level handler to finish processing the interrupt and send
    // an acknowledgement). In theory, an interrupt can only occur if it is
    // unmasked at the PIC, and that, in turn, should only be possible when
    // (1) the corresponding irq thread is Halted; and (2) the "pager" for
    // the irq thread (stored in the vutcb field) is set to a non-nilthread id.

if (irqTCB->status==Halted && irqTCB->vutcb!=nilthread) {
    if (sendPhase(Interrupt, irqTCB, irqTCB->vutcb)) {
        irqTCB->status = Receiving(Interrupt) | Halted;
    }
    reschedule(); // allow the user level handler to begin ...
}
```

### Interrupt handler protocol

 When a hardware interrupt occurs, the kernel sends an IPC message from the interrupt thread to its pager with the tag:

### From Interrupt Thread



 When the pager has finished handling the error, it sends an IPC message back to the interrupt thread to reenable the corresponding interrupt

### To Interrupt Thread

0 (16/48)	0 (4)	t = 0 (6)	$u = 0_{(6)}$	MR o
-----------	-------	-----------	---------------	------

64

### Interrupt handler protocol

 $\texttt{Interrupt} \Rightarrow \texttt{MRs}$ 

 When a hardware interrupt occurs, the kernel sends an IPC message from the interrupt thread to its pager with the tag:

### From Interrupt Thread

case Interrupt : // Send message to an interrupt handler
rutcb->mr[0] = MsgTag((-1)<<4, 0, 0, 0);
return NoError;</pre>

6

### Interrupt handler protocol

 $\mathtt{MRs} \Rightarrow \mathtt{Interrupt}$ 

```
case Interrupt : // Receive a response from an interrupt handler
  if (mask(sutcb->mr[0],12)==0) {
    ASSERT(mask(recv->tid, VERSIONBITS)==1, "Wrong irq version");
    ASSERT(threadNo(recv->tid) < NUMIRQs, "IRQ out of range");
    enableIRQ(threadNo(recv->tid)); // Reenable interrupt
    return NoError;
}
break;
```

 When the pager has finished handling the error, it sends an IPC message back to the interrupt thread to reenable the corresponding interrupt

### To Interrupt Thread

0 (16/48)	0 (4)	t = 0 (6)	$u = 0_{(6)}$	MR o

### Example: IPCs from page faults

```
ENTRY pageFault() {
   asm(" movl %%cr2, %0\n" : "=r"(current->faultCode));

if (current->space==sigma0Space && sigma0map(current->faultCode)) {
   printf("sigma0 case succeeded!\n");
} else {
   ThreadId pagerId = current->utcb->pager;
   if (pagerId==nilthread) {
      haltThread(current);
   } else if (sendPhase(PageFault, current, pagerId)) {
      removeRunnable(current); // Block current if message already delivered current->status = Receiving(PageFault);
   }
} refreshSpace();
reschedule();
}
```

67

### Page fault protocol

• When a thread triggers a page fault, the kernel translates that event into an IPC to the thread's pager:

To Pager



• The pager can respond by sending back a reply with a new mapping ... that also restarts the faulting thread:

From Pager




68

### Page fault protocol

PageFault  $\Rightarrow$  MRs

• When a thread triggers a page fault, the kernel translates that event into an IPC to the thread's pager:

To Pager



```
case PageFault : { // Send pagefault message to pager
  unsigned rwx = (send->context.iret.error & 2) ? 2 : 4;
  rutcb->mr[0] = MsgTag(((-2)<<4)|rwx, 0, 0, 2);
  rutcb->mr[1] = send->faultCode;
  rutcb->mr[2] = send->context.iret.eip;
}
return NoError;
```

### Page fault protocol $\texttt{MRs} \, \Rightarrow \, \texttt{PageFault}$ case PageFault : // Receive a response from a pager } break; • The pager can respond by sending back a reply with a new mapping ... that also restarts the faulting thread: From Pager MapItem / GrantItem MR 1,2 $0_{(4)}$ $t = 2_{(6)}$ MR o $0_{\,(16/48)}$ Let's poke around ...!

### Performance Benchmarking: Pingpong, Pistachio, and Pork

### The pingpong benchmark

- A small L4 benchmark from the Karlsruhe pistachio distribution, written in C++
- A single ipc call transfers contents of n message registers (MRs) between threads
- create two threads, "ping" & "pong": for n = 0, 4, 8, ..., 60: for 128K times: send n MRs from "ping" to "pong" send n MRs from "pong" to "ping" measure cycles & time per ipc call
- Cycles measured using rdtsc, time measured using interrupts

### **Expected Performance Model**


t = A + Bn where A = system call overhead B = cost per word

### Test Platform • Dell Mini 9 netbook (1.6GHz Atom N270 CPU) • Booting via grub from a flashdrive

### Pistachio "Output"




### Pork "Output"





### Transcribed Data (Inter-AS)

ping pong	ing pong pistachio Inter-AS IPC		pork Inter-AS IPC		Ratio, pork/pistachio	
#MRs	cycles	microseconds	cycles	microseconds	cycles	microseconds
0	1240.67	0.77	1519.59	0.95	1.22	1.23
4	1293.58	0.81	1530.14	0.95	1.18	1.17
8	1301.64	0.81	1556.71	0.99	1.20	1.22
12	1306.29	0.81	1579.67	0.99	1.21	1.22
16	1317.96	0.82	1607.34	1.02	1.22	1.24
20	1325.16	0.83	1634.98	1.02	1.23	1.23
24	1333.26	0.83	1664.64	1.02	1.25	1.23
28	1342.28	0.84	1687.47	1.02	1.26	1.21
32	1350.34	0.84	1702.89	1.06	1.26	1.26
36	1358.46	0.85	1721.46	1.06	1.27	1.25
40	1362.08	0.85	1745.56	1.10	1.28	1.29
44	1374.64	0.86	1787.86	1.14	1.30	1.33
48	1382.80	0.86	1804.40	1.14	1.30	1.33
52	1390.88	0.87	1818.78	1.14	1.31	1.31
56	1398.02	0.87	1842.79	1.14	1.32	1.31
60	1406.13	0.88	1875.66	1.18	1.33	1.34

Inter-AS = "ping" and "pong" in different address spaces









### Transcribed Data (Intra-AS)

ping pong	pistachio	Intra-AS IPC	pork In	tra-AS IPC	Ratio, po	rk/pistachio
#MRs	cycles	microseconds	cycles	microseconds	cycles	microseconds
0	729.19	0.45	1078.71	0.68	1.48	1.51
4	774.74	0.48	1097.90	0.68	1.42	1.42
8	778.49	0.48	1115.55	0.72	1.43	1.50
12	790.04	0.49	1143.99	0.72	1.45	1.47
16	795.65	0.49	1171.99	0.72	1.47	1.47
20	806.12	0.50	1193.23	0.76	1.48	1.52
24	811.85	0.50	1219.75	0.76	1.50	1.52
28	822.54	0.51	1247.19	0.76	1.52	1.49
32	827.20	0.51	1271.19	0.80	1.54	1.57
36	838.69	0.52	1295.20	0.80	1.54	1.54
40	843.37	0.52	1319.39	0.83	1.56	1.60
44	855.89	0.53	1343.43	0.83	1.57	1.57
48	859.57	0.53	1363.04	0.87	1.59	1.64
52	871.08	0.54	1391.45	0.87	1.60	1.61
56	875.72	0.54	1415.61	0.91	1.62	1.69
60	887.38	0.55	1439.58	0.91	1.62	1.65

Intra-AS = "ping" and "pong" in same address space

# Cycles (Intra-AS) 1600.00 100





### **Estimating Clock Frequency**

cycles/microsecond				
pistachio	pork			
1611.26	1599.57			
1597.01	1610.67			
1606.96	1572.43			
1612.70	1595.63			
1607.27	1575.82			
1596.58	1602.92			
1606.34	1632.00			
1597.95	1654.38			
1607.55	1606.50			
1598.19	1624.02			
1602.45	1586.87			
1598.42	1568.30			
1607.91	1582.81			
1598.71	1595.42			
1606.92	1616.48			
1597.88	1589.54			

cycles/mid	cvcles/microsecond			
pistachio	pork			
1620.42	1586.34			
1614.04	1614.56			
1621.85	1549.38			
1612.33	1588.88			
1623.78	1627.76			
1612.24	1570.04			
1623.70	1604.93			
1612.82	1641.04			
1621.96	1588.99			
1612.87	1619.00			
1621.87	1589.63			
1614.89	1618.59			
1621.83	1566.71			
1613.11	1599.37			
1621.70	1555.62			
1613.42	1581.96			

Inter-AS

Intra-AS

Pretty consistent with 1.6GHz processor frequency, but estimates from pork are typically a little lower than those for pistachio

### Summary

Comparison	Range
Pork/Pistachio (Inter-AS)	1.17 – 1.35
Pork/Pistachio (Intra-AS)	1.42 - 1.65
Inter-AS/Intra-AS (Pork)	1.58 - 1.70
Inter-AS/Intra-AS (Pistachio)	1.30 - 1.40

- IPC in Pork is slower than Pistachio (17-65%)
- Overhead for crossing address spaces is higher in pork than Pistachio (65% vs 35%)

### **Performance Tuning Opportunities?**

 Are there opportunities for performance-tuning pork to reduce the gap?

• Inter-AS: pistachio = 1274.66 + 2.27n (least squares) pork = 1512.57 + 6n

• Intra-AS: pistachio = 756.54 + 2.21n (least squares) pork = 1073.54 + 6.11n

 Example: pork takes ~6 cycles to transfer a machine word, where pistachio uses around ~2

### Transfer Message in pork

Source:

```
for (i=1; i<=u; i++) {
   rutcb->mr[i] = sutcb->mr[i];
}
```

Machine Code:

209: ba 01 00 00 00

20e: 8b 84 97 00 01 00 00

215: 89 84 91 00 01 00 00

21c: 83 c2 01

21f: 39 d3

221: 73 eb



### Transfer Message in pistachio

• Source:

### Transfer Message in pistachio

· Machine Code:

b15: 31 c9 b17: 8b 73 0c b1a: 8b 7d 0c b1d: 88 d1 b1f: 81 c6 04 01 00 00 b25: 81 c7 04 01 00 00 b2b: fc 
 xor
 %ecx, %ecx
 initialization

 mov
 0xc(%ebx), %esi
 mov

 mov
 %dl, %cl
 add

 add
 \$0x104, %esi
 add

 add
 \$0x104, %edi
 cld

rep movsl %ds:(%esi), %es:(%edi)

### Reflections

- In this case, the performance differences between pork and pistachio can be understood and addressed
  - Could be handled by a compiler intrinsic (looks like a function, but treated specially by the compiler)
  - Familiar in C (memcpy)
- · How easily can other performance gaps be closed?
  - Other opportunities for intrinsics? Special handling for fast paths? Algorithmic tweaks? Refined choice of data structures? etc.