

Languages & Low-Level Programming


Mark P Jones Portland State University

Spring 2016

Week 3: Segmentation, Protected Mode, Interrupts, and Exceptions

General theme for the next two weeks

• In a complex system ...



- Question: how can we protect individual programs from interference with themselves, or with one another, either directly or by subverting lower layers?
- General approach: leverage programmable hardware features!

Diagrams and Code

- There are a lot of diagrams on these slides
 - Many of these are taken directly from the "Intel® 64 and IA-32 Architectures Software Developer's Manual", particularly Volume 3
 - There is a link to the full pdf file in the Reference section on D2L
- There is also a lot of code on these slides
- Remember that you can study these more carefully later if you need to!


Taking stock: Code on D2L vram video RAM simulation vram.tar.gz hello boot and say hello on bare metal, via hello.tar.gz simpleio a simple library for video RAM I/O bootinfo display basic boot information from **GRUB** baremetal.tar.gz mimg memory image bootloader & make tool example-mimg display basic boot information from mimgload example-gdt basic demo using protected mode segments (via a Global Descriptor Table) prot.tar.gz example-idt context switching to user mode (via an Interrupt Descriptor Table)


Segmentation

(or: where do "seg faults" come from?)

Breaking the 64KB barrier ...

- The 8086 and 8088 CPUs in the original IBM PCs were 16 bit processors: in principle, they could only address 64KB
- Intel used **segmentation** to increase the amount of addressable memory from 64KB to IMB:





How are segments chosen

• The default choice of segment register is determined by the specific kind of address that is being used:

Table 3-5. Default Segment Selection Rules

Reference Type	Register Used	Segment Used	Default Selection Rule
Instructions	CS	Code Segment	All instruction fetches.
Stack	SS	Stack Segment	All stack pushes and pops. Any memory reference which uses the ESP or EBP register as a base register.
Local Data	DS	Data Segment	All data references, except when relative to stack or string destination.
Destination Strings	ES	Data Segment pointed to with the ES register	Destination of string instructions.

• If a different segment register is required, a single byte "segment prefix" can be attached to the start of the instruction

Back to breaking the 64KB barrier ...



- Programs can be organized to use multiple segments:
- For example:
 - One segment for the stack
 - One segment for code
 - One segment for data
- We can relocate these segments to different physical addresses, just by adjusting the segment registers

Back to breaking the 64KB barrier ... 640KB User Memory BIOS, Video RAM, etc... **Programs can be organized to use multiple segments: **For example: One segment for the stack

- One segment for code
- One segment for data
- We can relocate these segments to different physical addresses, just by adjusting the segment registers

10

Variations on the theme

- Programs can have multiple code and data segments
 - Programmers could use a general "memory model"
 - Or use custom approaches to suit a specific application
- The machine provides special "far call" and "far jump" instructions that change CS and EIP simultaneously, allowing control transfers between distinct code segments
- There are six segment registers, so programs can have up to 6 active segments at a time (and more by loading new values in to the segment registers)
- Segments do not have to be exactly 64KB
- If segments do not overlap, then a stack overflow will not corrupt the contents of other segments protection!

11

Accommodating multiple programs

640KB User Memory

BIOS, Video RAM, etc..



- Now we can have multiple programs in memory at the same time, each with distinct code, data, and stack segments
- But what is to stop the code for one program from accessing and/or changing the data for another?
- Nothing!
- We would like to "protect" programs for interfering with one another, either by accident or design ...





Figure 5-3. Protection Rings

- Ring 0 is sometimes called "supervisor" or "kernel mode"
- Ring 3 is often called "user mode"


13


Control registers



The current mode

- The current mode is saved in the two least significant bits of the CS register
- The value in CS can only be changed by a limited set of instructions (e.g., it cannot be the target of a movw), each of which performs a privilege check, if necessary, triggering a CPU exception if a violation occurs
- End result: user mode code cannot change its own privilege level to move out of Ring 3!





The descriptor cache

Visible Part	Hidden Part	
Segment Selector	Base Address, Limit, Access Information	cs
		SS
		DS
		ES
		FS
		GS

Figure 3-7. Segment Registers

19

Global and local descriptor tables




Figure 3-10. Global and Local Descriptor Tables

2

Achieving protection

- The global and local descriptor tables are created by the kernel and cannot be changed by user mode programs
- The CPU raises an exception if a user mode program attempts to access:
 - a segment index outside the bounds of the GDT or LDT
 - a segment that is not marked for user mode access
 - an address beyond the limit of the associated segment
- The kernel can associate a different LDT with each process, providing each process with a distinct set of segments


Segments and capabilities

- The GDT and LDT for a given user mode program determine precisely which regions of memory that program can access
- As such, these entries are our first example of a capability mechanism
- The user mode program refers to segments by their index in one of these tables, but it has no access to the table itself:
 - It cannot, in general, determine which regions of physical memory they are accessing
 - It cannot "fake" access to other regions of memory
- The principle of least privilege: limit access to the minimal set of resources that are required to accomplish a task

22

What if we don't want to use segments?

- Segmentation cannot be disabled in protected mode
- But we can come pretty close by using segments with:
 - base address 0
 - length = 4GB
- A common GDT structure: (e.g., in Linux, etc., with no LDT)





NULL

- Intel Reqd

Storage for the GDT

```
GDT_ENTRIES, 8
               GDT_SIZE, 8*GDT_ENTRIES # 8 bytes for each descriptor
        .set
        .data
        .align 128
qdt:
       .space GDT_SIZE, 0
       .align 8
                                               gdt
gdtptr: .short GDT_SIZE-1
        .long gdt
                       gdtptr
 ready to begin?
                          63
      lgdt gdtptr
                            $gdt
```





Initializing the GDT entries

```
initGDT:# Kernel code segment:
    gdtset name=KERN_CS, slot=4, dpl=0, type=GDT_CODE, \
        base=0, limit=0xffffff, gran=1


# Kernel data segment:
    gdtset name=KERN_DS, slot=5, dpl=0, type=GDT_DATA, \
        base=0, limit=0xffffff, gran=1


# User code segment
    gdtset name=USER_CS, slot=6, dpl=3, type=GDT_CODE, \
        base=0, limit=0xffffff, gran=1

# User data segment
    gdtset name=USER_DS, slot=7, dpl=3, type=GDT_DATA, \
        base=0, limit=0xffffff, gran=1

# TSS
    gdtset name=TSS, slot=3, dpl=0, type=GDT_TSS32, \
        base=tss, limit=tss_len=1, gran=0
```

Activating the GDT gdtptr \$KERN_CS, \$1f lgdt ljmp # load code segment 1: \$KERN_DS, %ax %ax, %ds %ax, %es %ax, %ss mov mov # load data segments mov %ax, %gs %ax, %fs mov mov \$TSS, %ax # load task register mov ltr %ax ret





Implementing the TSS .data 0, RESERVED # previous task link tss: KERN_DS, RESERVED .short # ss0 # esp1 # ss1 # esp2 # ss2 .short 0, RESERVED .long 0 .short 0, RESERVED .SHOPT U, RESERVED .long 0, 0, 0 .long 0, 0, 0, 0, 0 .long 0, 0, 0 .short 0, RESERVED # cr3 (pdbr), eip, eflags # eax, ecx, edx, ebx, esp # ebp, esi, edi # es # cs # ss .short 0, RESERVED .short 0, RESERVED .short 0, RESERVED # ds # fs .short 0, RESERVED .short 0, RESERVED .short 0, RESERVED # gs # ldt segment selector # T bit .short 0 .short 1000 # I/O bit map base address tss_len, .-tss .set

Interrupts and exceptions

32

Exceptions

- What happens if the program you run on a conventional desktop computer attempts:
 - division by zero?
 - to use an invalid segment selector?
 - to reference memory beyond the limits of a segment?
 - etc...
- What happens when there is no operating system to catch you?

Vector No.	Mne- monic	Description	Туре	Error Code	Source		
0 #DE Divide Error		Fault	No	DIV and IDIV instructions.			
1	#DB	RESERVED	Fault/ Trap	No	For Intel use only.		
2	-	NMI Interrupt	Interrupt	No	Nonmaskable external interrupt.		
3	#BP	Breakpoint	Trap	No	INT 3 instruction.		
4	#OF	Overflow	Trap	No	INTO instruction.		
5	#BR	BOUND Range Exceeded	Fault	No	BOUND instruction.		
6	#UD	Invalid Opcode (Undefined Opcode)	Fault	No	UD2 instruction or reserved opcor	te. ¹	
7	#NM	Device Not Available (No Math Coprocessor)	Fault	No	Floating-point or WAIT/FWAIT inst	instruction.	
8	#DF	Double Fault	Abort	Yes (zero)	Any instruction that can generate exception, an NMI, or an INTR.	radies can generally be	
9		Coprocessor Segment Overrun (reserved)	Fault	No	Floating-point instruction. ²	corrected, restarting the program <i>at</i> the faulting	
10	#TS	Invalid TSS	Fault	Yes	Task switch or TSS access.	1 0	
11	#NP	Segment Not Present	Fault	Yes	Loading segment registers or according segments.	instructionTraps allow execution to be	
12	#SS	Stack-Segment Fault	Fault	Yes	Stack operations and SS register I	restarted <i>after</i> the trapping	
13	#GP	General Protection	Fault	Yes	Any memory reference and other protection checks.	instruction	
14	#PF	Page Fault	Fault	Yes	Any memory reference.	Aborts do not allow a restar	
15	-	(Intel reserved. Do not use.)		No		Aborts do not allow a restar	
16	#MF	x87 FPU Floating-Point Error (Math Fault)	Fault	No	x87 FPU floating-point or WAIT/F instruction.	WAIT	
17	#AC	Alignment Check	Fault	Yes (Zero)	Any data reference in memory. ³		
18	#MC	tMC Machine Check Abort		No	Error codes (if any) and source are dependent. ⁴	source are model	
19	#XM	SIMD Floating-Point Exception	Fault	No	SSE/SSE2/SSE3 floating-point instructions ⁵		
20	#VE	Virtualization Exception	Fault	No	EPT violations ⁶		
21-31	-	Intel reserved. Do not use.					
32-255	255 – User Defined (Non-reserved) Interrupt Interrupts			External interrupt or INT n instruc	ction.		

Hardware and software interrupts

- Hardware: devices often generate interrupt signals to inform the kernel that a certain even has occurred:
 - a timer has fired
 - a key has been pressed
 - a buffer of data has been transferred
- Software: User programs often request services from an underlying operating system:
 - read data from a file
 - terminate this program
 - send a message
- These can all be handled in the same way ...

The interrupt vector





Figure 6-3. Interrupt Procedure Call



```
Storage for the IDT
                   IDT_ENTRIES, 256  # Allow for all poss. interrupts
IDT_SIZE, 8*IDT_ENTRIES # Eight bytes for each idt desc.
          .set
                   IDT_INTR, 0x000
IDT_TRAP, 0x100
                                           # Type for interrupt gate
# Type for trap gate
          .set
         .set
          .data
         .align 8
         .space IDT_SIZE, 0
                                                           idt
idtptr: .short IDT_SIZE-1
                                                                   0
                                                                   0
                            idtptr
                                                                   0
 ready to begin?
                           2047
        lidt idtptr
                                                                   0
                                                                   0
```

Calculating IDT descriptors .macro idtcalc handler, slot, dpl=0, type=IDT_INTR, seg=KERN_CS # type = 0x000 (IDT_INTR) => interrupt gate # type = 0x100 (IDT_TRAP) => trap gate # # The following comments use # for concatenation of bitdata # \$\seg, \text{\text{\text{8ax}}} # \text{eax} = ? # \text{seg} \$16, \text{\ti}\text{\ti}\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\ti shl movl mov .endm D P L 0 D 1 1 0 0 0 0 Offset 31..16 16 15 Segment Selector Offset 15..0 0

Initializing and activating the IDT

40

Transferring control to a handler






Figure 6-4. Stack Usage on Transfers to Interrupt and Exception-Handling Routines


Contexts


from TSS


espo















Defining a family of (non) handlers # Protected-mode exceptions and interrupts: handler num=0, func=nohandler # divide error handler num=1, func=nohandler # debug # NMI handler num=2, func=nohandler handler num=3, func=nohandler # breakpoint handler num=4, func=nohandler # overflow handler num=5, func=nohandler # bound handler num=6, func=nohandler undefined opcode handler num=7, func=nohandler nomath # doublefault handler num=8, func=nohandler, errorcode=1 handler num=9, func=nohandler coproc seg overrun handler num=10, func=nohandler, errorcode=1 # invalid tss handler num=11, func=nohandler, errorcode=1 # segment not present stack-segment fault handler num=12, func=nohandler, errorcode=1 # general protection handler num=13, func=nohandler, errorcode=1# page fault # math fault handler num=14, func=nohandler, errorcode=1handler num=16, func=nohandler handler num=17, func=nohandler, errorcode=1 # alignment check handler num=18, func=nohandler machine check # SIMD fp exception handler num=19, func=nohandler

Defining a family of (non) handlers

```
# dummy interrupt handler
        movl
                 4(%esp), %ebx
                                 # get frame pointer
        pushl
                %ebx
        pushl
                 %eax
        pushl
                $excepted
        call
                printf — $12, %esp
                                 call printf(excepted, num, ctxt)
        addl
1:
        h1t.
        jmp 1b
        ret
excepted:
        .asciz "Exception 0x%x, frame=0x%x\n"
```

Initializing a context

```
struct Context user;
  initContext(&user, userEntry, 0);
void initContext(struct Context* ctxt, unsigned eip, unsigned esp) {
  extern char USER_DS[];
  extern char USER_CS[];
 printf("user data segment is 0x%x\n", (unsigned)USER_DS);
printf("user code segment is 0x%x\n", (unsigned)USER_CS);
  ctxt->segs.ds
                    = (unsigned)USER_DS;
= (unsigned)USER_DS;
  ctxt->segs.es
  ctxt->segs.fs
                      = (unsigned)USER_DS;
  ctxt->segs.gs
                      = (unsigned)USER_DS;
                      = (unsigned)USER_DS;
  ctxt->iret.ss
                      = esp;
  ctxt->iret.esp
  ctxt->iret.cs
                      = (unsigned)USER_CS;
                     = eip;
  ctxt->iret.eip
  ctxt->iret.eflags = INIT_USER_FLAGS;
```



```
Switching to a user program
From C:
   extern int switchToUser(struct Context* ctxt);
To Assembly:
                 CONTEXT_SIZE, 72
.globl switchToUser
switchToUser:
                  4(%esp), %eax # Load address of the user context %eax, %esp # Reset stack to base of user context
         movl
         movl
                  %eax, %esp
         add1
                 $CONTEXT_SIZE, %eax
                                  # Set stack address for kernel reentry
# Restore registers
         movl
                 %eax, esp0
         popa
                                   # Restore segments
         pop
                 %ds
                  %es
         pop
         pop
                 %fs
         pop
addl
                 %gs
$4, %esp
                                   # Skip error code
                                    # Return from interrupt
```

```
Entering a system call (kernel view)
From Assembly:
syscall:subl
                $4, %esp
                               # Fake an error code
        push
                                # Save segments
                %fs
        push
        push
                                # Save registers
        pusha
                stack, %esp
                                # Switch to kernel stack
        jmp
To C:
   void csyscall() {    /* A trivial system call */
    putchar(user.regs.eax);
      switchToUser(&user);
```

Entering a system call (user view)

From C:

extern void myputc(unsigned);

To Assembly:

55

Reflections

- Bare Metal
 - Segmentation, protection, exceptions and interrupts
- Programming/Languages
 - Representation transparency, facilitates interlanguage interoperability
 - Memory areas
 - Vendor-defined layout: GDT, GDTTR, TSS, IDT, IDTR, IRet, Registers, ...
 - Self-defined: Context, ...
 - "Bitdata"
 - Segment and interrupt descriptors, eflags, cr0, ...

56

Let's see how all the pieces fit together ...