

CS 410/510

Languages & Low-Level Programming


Mark P Jones Portland State University

Spring 2016

Week 3: Segmentation, Protected Mode, Interrupts, and Exceptions

General theme for the next two weeks

• In a complex system ...



- Question: how can we protect individual programs from interference with themselves, or with one another, either directly or by subverting lower layers?
- General approach: leverage programmable hardware features!

Diagrams and Code

- There are a lot of diagrams on these slides
 - Many of these are taken directly from the "Intel® 64 and IA-32 Architectures Software Developer's Manual", particularly Volume 3
 - There is a link to the full pdf file in the Reference section on D2L
- There is also a lot of code on these slides
- Remember that you can study these more carefully later if you need to!

3

Taking stock: Code on D2L

vram	vram.tar.gz		
hello	ello boot and say hello on bare metal, via GRUB		
simpleio	a simple library for video RAM I/O		
bootinfo	harametal tar ga		
mimg	- > baremetal.tar.gz		
example-mimg display basic boot information from mimgload			
example-gdt	basic demo using protected mode segments (via a Global Descriptor Table)	- > prot.tar.gz	
example-idt	context switching to user mode (via an Interrupt Descriptor Table)		


Segmentation


(or: where do "seg faults" come from?)

.

Breaking the 64KB barrier ...

- The 8086 and 8088 CPUs in the original IBM PCs were 16 bit processors: in principle, they could only address 64KB
- Intel used **segmentation** to increase the amount of addressable memory from 64KB to IMB:





How are segments chosen


• The default choice of segment register is determined by the specific kind of address that is being used:

Table 3-5. Default Segment Selection Rules

Reference Type	Register Used	Segment Used	Default Selection Rule
Instructions	CS	Code Segment	All instruction fetches.
Stack	SS	Stack Segment	All stack pushes and pops. Any memory reference which uses the ESP or EBP register as a base register.
Local Data	DS	Data Segment	All data references, except when relative to stack or string destination.
Destination Strings	ES	Data Segment pointed to with the ES register	Destination of string instructions.

• If a different segment register is required, a single byte "segment prefix" can be attached to the start of the instruction

Back to breaking the 64KB barrier ...



- Programs can be organized to use multiple segments:
- For example:
 - One segment for the stack
 - One segment for code
 - One segment for data
- We can relocate these segments to different physical addresses, just by adjusting the segment registers

9

Back to breaking the 64KB barrier ...

640KB User Memory BIOS, Video RAM, etc..

- Programs can be organized to use multiple segments:
- For example:
 - One segment for the stack
 - One segment for code
 - One segment for data
- We can relocate these segments to different physical addresses, just by adjusting the segment registers


Variations on the theme

- Programs can have multiple code and data segments
 - Programmers could use a general "memory model"
 - Or use custom approaches to suit a specific application
- The machine provides special "far call" and "far jump" instructions that change CS and EIP simultaneously, allowing control transfers between distinct code segments
- There are six segment registers, so programs can have up to 6 active segments at a time (and more by loading new values in to the segment registers)
- Segments do not have to be exactly 64KB
- If segments do not overlap, then a stack overflow will not corrupt the contents of other segments protection!

П

Accommodating multiple programs

640KB User Memory BIOS, Video RAM, etc..



- Now we can have multiple programs in memory at the same time, each with distinct code, data, and stack segments
- But what is to stop the code for one program from accessing and/or changing the data for another?
- Nothing!
- We would like to "protect" programs for interfering with one another, either by accident or design ...





Figure 5-3. Protection Rings

- Ring 0 is sometimes called "supervisor" or "kernel mode"
- Ring 3 is often called "user mode"

13

Control registers



The current mode

- The current mode is saved in the two least significant bits of the CS register
- The value in CS can only be changed by a limited set of instructions (e.g., it cannot be the target of a movw), each of which performs a privilege check, if necessary, triggering a CPU exception if a violation occurs
- End result: user mode code cannot change its own privilege level to move out of Ring 3!

15

Segments in protected mode




Figure 3-8. Segment Descriptor




Figure 5-1. Descriptor Fields Used for Protection

17

Segment registers hold segment selectors




Figure 3-6. Segment Selector




Figure 3-5. Logical Address to Linear Address Translation

The descriptor cache




Figure 3-7. Segment Registers

19

Global and local descriptor tables




Figure 3-10. Global and Local Descriptor Tables

Achieving protection

- The global and local descriptor tables are created by the kernel and cannot be changed by user mode programs
- The CPU raises an exception if a user mode program attempts to access:
 - a segment index outside the bounds of the GDT or LDT
 - a segment that is not marked for user mode access
 - an address beyond the limit of the associated segment
- The kernel can associate a different LDT with each process, providing each process with a distinct set of segments

21

Segments and capabilities

- The GDT and LDT for a given user mode program determine precisely which regions of memory that program can access
- As such, these entries are our first example of a capability mechanism
- The user mode program refers to segments by their index in one of these tables, but it has no access to the table itself:
 - It cannot, in general, determine which regions of physical memory they are accessing
 - It cannot "fake" access to other regions of memory
- The principle of least privilege: limit access to the minimal set of resources that are required to accomplish a task


What if we don't want to use segments?

- Segmentation cannot be disabled in protected mode
- But we can come pretty close by using segments with:
 - base address 0

• length = 4GB

 A common GDT structure: (e.g., in Linux, etc., with no LDT)

> all span the 4GB address space




23

Storage for the GDT

```
GDT ENTRIES, 8
        .set
                GDT SIZE, 8*GDT ENTRIES # 8 bytes for each descriptor
        .set
        .data
        .align 128
        .space GDT_SIZE, 0
gdt:
        .align 8
                                                   gdt
gdtptr: .short GDT SIZE-1
                                                  0
        .long
                qdt
                                                  8
                         gdtptr
                                                 16
 ready to begin?
                                                 24
       lgdt gdtptr
                               $gdt
                                                 32
                                                 40
                                                 48
                                                 56
```

Calculating GDT descriptors

```
gdtset name, slot, base, limit, gran, dpl, type
                                                                   macro assembler
        \name, (\slot << 3) | \dpl
.globl
                         # eax = bhi # bmd # blo
mov1
        $\base, %eax
                         # ebx = ~ # lhi # llo
        $\limit, %ebx
                                                               24 23 22 21 20 19
                                                                            16 15 14 13 12 11
mov
        %eax, %edx
                         \# edx = base
                                                      Base 31:24
                                                                                               Base 23:16
                                                                                       Type
                         # eax = blo # 0
shl
        $16, %eax
        %bx, %ax
                         # eax = blo # 11o
mov
movl
        %eax, gdt+(8*\slot)
                                                          Base Address 15:00
        $16, %edx
                         \# edx = 0 \# bhi \# bmd
shr
                                                                                     Segment Limit 15:00
                                                                                                          0
        %edx, %ecx
                         # ecx = 0 # bhi # bmd
                         # ecx = 0 # 0 # bmd
        $0xff, %ecx
andl
                         \# edx = 0 \# bhi \# bmd
xorl
        %ecx, %edx
                         # edx = bhi # 0
        $16,%edx
        %ecx, %edx
                         \# edx = bhi \# 0 \# bmd
orl
andl
        $0xf0000, %ebx
                         \# ebx = 0 \# 1hi \# 0
orl
        %ebx, %edx
                         # edx = bhi # 0 # lhi # 0 # bmd
# The constant 0x4080 used below is a combination of:
              sets the D/B bit to indicate a 32-bit segment
              sets the P bit to indicate that descriptor is present
# (\gran<<15) puts the granularity bit into place</pre>
# (\dpl<<5)
              puts the protection level into place
# \type
              is the 5 bit type, including the S bit as its MSB
orl
        $(((\gran<<15) | 0x4080 | (\dpl<<5) | \type)<<8), %edx
        %edx, gdt + (4 + 8*\slot)
.endm
                                                                                                       25
```



Initializing the GDT entries

27

Activating the GDT

```
lgdt
              gdtptr
              $KERN CS, $1f # load code segment
       ljmp
1:
             $KERN DS, %ax # load data segments
       mov
              %ax, %ds
       mov
              %ax, %es
       mov
              %ax, %ss
       mov
              %ax, %gs
       mov
              %ax, %fs
       mov
              $TSS, %ax
                                    # load task register
       mov
              %ax
       ltr
       ret
```

The Task State Segment




Figure 7-1. Structure of a Task

29

The Task State Segment




Figure 7-2. 32-Bit Task-State Segment (TSS)

Implementing the TSS

```
.data
       .short 0, RESERVED
                                      # previous task link
tss:
esp0:
       .long 0
                                      # ss0
       .short KERN DS, RESERVED
       .long
                                      # esp1
       .short 0, RESERVED
                                      # ss1
       .long 0
                                     # esp2
       .short 0, RESERVED
                                     # ss2
       .long 0, 0, 0
                                    # cr3 (pdbr), eip, eflags
                                   # eax, ecx, edx, ebx, esp
       .long 0, 0, 0, 0, 0
       .long 0, 0, 0
.short 0, RESERVED
                                     # ebp, esi, edi
       .short 0, RESERVED
                                     # cs
       .short 0, RESERVED
                                      # ss
       .short 0, RESERVED
                                      # ds
       .short 0, RESERVED
                                     # fs
       .short 0, RESERVED
                                     # gs
       .short 0, RESERVED
                                     # ldt segment selector
       .short 0
                                     # T bit
       .short 1000
                                     # I/O bit map base address
       .set tss len, .-tss
```

Interrupts and exceptions

Exceptions

- What happens if the program you run on a conventional desktop computer attempts:
 - division by zero?
 - to use an invalid segment selector?
 - to reference memory beyond the limits of a segment?
 - etc...
- What happens when there is no operating system to catch you?

Vector No.	Mne- monic	Description	Туре	Error Code	Source
0	#DE	Divide Error	Fault	No	DIV and IDIV instructions.
1	#DB	RESERVED	Fault/ Trap	No	For Intel use only.
2	_	NMI Interrupt	Interrupt	No	Nonmaskable external interrupt.
3	#BP	Breakpoint	Trap	No	INT 3 instruction.
4	#OF	Overflow	Trap	No	INTO instruction.
5	#BR	BOUND Range Exceeded	Fault	No	BOUND instruction.
6	#UD	Invalid Opcode (Undefined Opcode)	Fault	No	UD2 instruction or reserved opcode. ¹
7	#NM	Device Not Available (No Math Coprocessor)	Fault	No	Floating-point or WAIT/FWAIT instruction.
8	#DF	Double Fault	Abort	Yes (zero)	Any instruction that can generate exception, an NMI, or an INTR.
9		Coprocessor Segment Overrun (reserved)	Fault	No	corrected, restarting the program at the faulting
10	#TS	Invalid TSS	Fault	Yes	Task switch or TSS access
11	#NP	Segment Not Present	Fault	Yes	Loading segment registers or accessystem segments. instruction Traps allow execution to be
12	#SS	Stack-Segment Fault	Fault	Yes	Stank assestions and CC assistant
13	#GP	General Protection	Fault	Yes	Any memory reference and other protection checks.
14	#PF	Page Fault	Fault	Yes	• Aborts do not allow a restart.
15	_	(Intel reserved. Do not use.)		No	Aborts do not allow a restart
16	#MF	x87 FPU Floating-Point Error (Math Fault)	Fault	No	x87 FPU floating-point or WAIT/FWAIT instruction.
17	#AC	Alignment Check	Fault	Yes (Zero)	Any data reference in memory. ³
18	#MC	Machine Check	Abort	No	Error codes (if any) and source are model dependent. ⁴
19	#XM	SIMD Floating-Point Exception	Fault	No	SSE/SSE2/SSE3 floating-point instructions ⁵
20	#VE	Virtualization Exception	Fault	No	EPT violations ⁶
21-31	-	Intel reserved. Do not use.			
32-255	-	User Defined (Non-reserved) Interrupts	Interrupt		External interrupt or INT <i>n</i> instruction.

Hardware and software interrupts

- Hardware: devices often generate interrupt signals to inform the kernel that a certain even has occurred:
 - a timer has fired
 - a key has been pressed
 - · a buffer of data has been transferred
 - •
- Software: User programs often request services from an underlying operating system:
 - read data from a file
 - terminate this program
 - send a message
 - ...
- These can all be handled in the same way ...

35

The interrupt vector




Figure 6-3. Interrupt Procedure Call




Figure 6-2. IDT Gate Descriptors


37

Storage for the IDT

```
IDT ENTRIES, 256
        .set
                                         # Allow for all poss. interrupts
                IDT SIZE, 8*IDT ENTRIES # Eight bytes for each idt desc.
        .set
        .set
                IDT_INTR, 0x000
                                         # Type for interrupt gate
                IDT TRAP, 0x100
                                         # Type for trap gate
        .set
        .data
        .align 8
idt:
        .space IDT_SIZE, 0
                                                  idt
                                                 0
                                                          0
idtptr: .short
                IDT_SIZE-1
        .long
                idt
                                                          0
                        idtptr
                                                 16
                                                          0
 ready to begin?
                          2047
       lidt idtptr
                              $idt
                                               2040
                                                          0
                                               2044
                                                          0
```

Calculating IDT descriptors

```
.macro idtcalc handler, slot, dpl=0, type=IDT INTR, seg=KERN CS
# type = 0x000 (IDT_INTR) => interrupt gate
# type = 0x100 (IDT_TRAP) => trap gate
# The following comments use # for concatenation of bitdata
       $\seg, %ax
                                         ? # seq
mov
                               # eax =
       $16, %eax
                               # eax = seg #
       $\handler, %edx
                              # edx = hhi # hlo
movl
       %dx, %ax
                               \# eax = seq \# hlo
mov
       $(0x8e00 | (\dpl<<13) | \type), %dx
mov
       %eax, idt + ( 8*\slot)
movl
       %edx, idt + (4 + 8*\slot)
movl
.endm
```



39

Initializing and activating the IDT

```
initIDT:# Fill in IDT entries
        # Add descriptors for protected mode exceptions:
                num, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,16,17,18,19
        idtcalc exc\num, slot=\num
        .endr
                                              macro loop
        # Add descriptors for hardware irqs:
        # ... except there aren't any here (yet)
        # Add descriptors for system calls:
        # These are the only idt entries that we will allow to be
        # called from user mode without generating a general
        # protection fault, so they are tagged with dpl=3.
        idtcalc handler=syscall, slot=0x80, dpl=3
        # Install the new IDT:
        lidt
                idtptr
        ret.
```

Transferring control to a handler






Figure 6-4. Stack Usage on Transfers to Interrupt and Exception-Handling Routines


─ esp0

from TSS

Co	nte	exts
	1166	./\ LJ











Table 6-1. Protected-M	ode Exception	ons and Interrupts		
00	Typo	Ceroe	Saurca	

Vector No.	Mne- monic	Description	Туре	Error Code	Source				
0	#DE	Divide Error	Fault	No	DIV and IDIV instructions.				
1	#DB	RESERVED	Fault/ Trap	No	For Intel use only.				
2	_	NMI Interrupt	Interrupt	No	Nonmaskable external interrupt.				
3	#BP	Breakpoint	Trap	No	INT 3 instruction.				
4	#OF	Overflow	Тгар	No	INTO instruction.				
5	#BR	BOUND Range Exceeded	Fault	No	BOUND instruction.				
6	#UD	Invalid Opcode (Undefined Opcode)	Fault	No	UD2 instruction or reserved opco	de. ¹			
7	#NM	Device Not Available (No Math Coprocessor)	Fault	No	Floating-point or WAIT/FWAIT inst	Floating-point or WAIT/FWAIT instruction.			
8	#DF	Double Fault	Abort	Yes (zero)	Any instruction that can generate exception, an NMI, or an INTR.		ılts can generally be		
9		Coprocessor Segment Overrun (reserved)	Fault	No	Floating-point instruction. ²		rected, restarting the		
10	#TS	Invalid TSS	Fault	Yes	Task switch or TSS access.		program <i>at</i> the faulting instruction Traps allow execution to be		
11	#NP	Segment Not Present	Fault	Yes	Loading segment registers or acco				
12	#SS	Stack-Segment Fault	Fault	Yes	Stack operations and SS register I		•		
13	#GP	General Protection	Fault	Yes	Any memory reference and other protection checks.	restarted <i>after</i> the trapping instruction • Aborts do not allow a restar			
14	#PF	Page Fault	Fault	Yes	Any memory reference.				
15	_	(Intel reserved. Do not use.)		No		, 40	orts do not allow a restart		
16	#MF	x87 FPU Floating-Point Error (Math Fault)	Fault	No	x87 FPU floating-point or WAIT/F instruction.	or WAIT/FWAIT			
17	#AC	Alignment Check	Fault	Yes (Zero)	Any data reference in memory. ³				
18	#MC	Machine Check	Abort	No	Error codes (if any) and source are model dependent. ⁴				
19	#XM	SIMD Floating-Point Exception	Fault	No	SSE/SSE2/SSE3 floating-point instructions ⁵				
20	#VE	Virtualization Exception	Fault	No	EPT violations ⁶				
21-31	_	Intel reserved. Do not use.			A				
32-255	-	User Defined (Non-reserved) Interrupts	Interrupt		External interrupt or INT <i>n</i> instruction.		47		



Defining a family of (non) handlers

```
# Protected-mode exceptions and interrupts:
handler num=0, func=nohandler
                                               # divide error
handler num=1, func=nohandler
                                               # debug
handler num=2, func=nohandler
                                               # NMI
handler num=3, func=nohandler
                                               # breakpoint
handler num=4, func=nohandler
                                               # overflow
handler num=5, func=nohandler
                                               # bound
handler num=6, func=nohandler
                                              # undefined opcode
handler num=7, func=nohandler
                                              # nomath
handler num=8, func=nohandler, errorcode=1
                                              # doublefault
                                               # coproc seg overrun
handler num=9, func=nohandler
handler num=10, func=nohandler, errorcode=1
                                               # invalid tss
handler num=11, func=nohandler, errorcode=1
                                               # segment not present
handler num=12, func=nohandler, errorcode=1
                                             # stack-segment fault
handler num=13, func=nohandler, errorcode=1
                                             # general protection
handler num=14, func=nohandler, errorcode=1
                                             # page fault
handler num=16, func=nohandler
                                               # math fault
handler num=17, func=nohandler, errorcode=1 # alignment check
handler num=18, func=nohandler
                                             # machine check
handler num=19, func=nohandler
                                               # SIMD fp exception
```

49

Defining a family of (non) handlers

```
nohandler:
                                # dummy interrupt handler
                                # get frame pointer
        movl
                4(%esp), %ebx
        pushl
                %ebx
                %eax
        pushl
                $excepted
        pushl
        call
                printf -
                                call printf(excepted, num, ctxt)
        addl
                $12, %esp
       hlt
1:
        jmp 1b
        ret
excepted:
        .asciz "Exception 0x%x, frame=0x%x\n"
```

Initializing a context

```
struct Context user;
  initContext(&user, userEntry, 0);
void initContext(struct Context* ctxt, unsigned eip, unsigned esp) {
 extern char USER DS[];
  extern char USER CS[];
  printf("user data segment is 0x%x\n", (unsigned)USER_DS);
  printf("user code segment is 0x%x\n", (unsigned)USER CS);
  ctxt->segs.ds = (unsigned)USER_DS;
                  = (unsigned)USER_DS;
  ctxt->segs.es
                  = (unsigned)USER DS;
  ctxt->segs.fs
                  = (unsigned)USER_DS;
  ctxt->segs.gs
                 = (unsigned)USER_DS;
  ctxt->iret.ss
  ctxt->iret.esp = esp;
  ctxt->iret.cs
                   = (unsigned)USER CS;
                   = eip;
  ctxt->iret.eip
  ctxt->iret.eflags = INIT_USER_FLAGS;
}
                                                                     51
```

Initializing the flags




Figure 2-5. System Flags in the EFLAGS Register

Switching to a user program

From C:

```
extern int switchToUser(struct Context* ctxt);
```

To Assembly:

```
CONTEXT SIZE, 72
        .set
        .globl switchToUser
switchToUser:
              4(%esp), %eax # Load address of the user context
       movl 4(%esp), %eax
movl %eax, %esp
       movl
                              # Reset stack to base of user context
       addl $CONTEXT SIZE, %eax
       movl %eax, esp0 # Set stack address for kernel reentry
                              # Restore registers
       popa
                             # Restore segments
               %ds
       pop
               %es
       pop
       pop
               %fs
              %gs
       pop
                             # Skip error code
       addl
              $4, %esp
                              # Return from interrupt
       iret
```

53

Entering a system call (kernel view)

From Assembly:

```
.text
syscall:subl
               $4, %esp
                            # Fake an error code
               %gs
                             # Save segments
       push
               %fs
       push
       push
               %es
               %ds
       push
                             # Save registers
       pusha
       leal stack, %esp
                             # Switch to kernel stack
             csyscall
       qmj
To C:
   void csyscall() { /* A trivial system call */
     putchar(user.regs.eax);
     switchToUser(&user);
   }
```

Entering a system call (user view)

From C:

```
extern void myputc(unsigned);
```

To Assembly:

```
.globl myputc
myputc: pushl %eax
mov 8(%esp), %eax
int $128
popl %eax
ret
```

55

Reflections

- Bare Metal
 - Segmentation, protection, exceptions and interrupts
- Programming/Languages
 - Representation transparency, facilitates interlanguage interoperability
 - Memory areas
 - Vendor-defined layout: GDT, GDTTR, TSS, IDT, IDTR, IRet, Registers, ...
 - Self-defined: Context, ...
 - "Bitdata"
 - Segment and interrupt descriptors, eflags, cr0, ...