





Loose Ends



Port I/O







Port I/O in the IA32 instruction set

- The IA32 has a 16 bit I/O Port address space
- The hardware actually uses the same address bus and data bus with a signal to indicate whether memory or port access is being used
- You can write a byte/short/word to an I/O port using:
 out[b|w|1] [%al,%ax,%eax], [imm8|%dx]
 (use imm8 for 8 bit port numbers, otherwise use %dx)
- You can read a byte/short/word from an I/O port using:
 in[b|w|1] [imm8|%dx], [%al,%ax,%eax]

3

Port I/O using gcc inline assembly

```
static inline void outb(short port, byte b) {
   asm volatile("outb %1, %0\n" : "dN"(port), "a"(b));
}

static inline byte inb(short port) {
   unsigned char b;
   asm volatile("inb %1, %0\n" : "=a"(b) : "dN"(port));
   return b;
}

• Arcane syntax, general form:
   asm ( template : output operands : input operands : clobbered registers );
```

- Operand constraints include:
 - "d" (use %edx), "a" (use %eax), "N" (imm8 constant), "=" (write only), "r" (register), ...

The role of inline assembly

- We can already call assembly code from C and vice versa by following calling conventions like the System V ABI
- Inline assembly allows for even tighter integration between C and assembly code: code can be inlined, can have an impact on register allocation, etc...
- But there is essentially no checking of the arguments: it's up to the programmer to specify the correct list of clobbered registers to ensure correct semantics
- Programmers might want to check the generated code ...
- How can a general language provide access to essential machine specific instructions and registers?


10


Standard port numbers on the PC platform

Port Range	Device
0x00-0x1f	First DMA controller (8237)
0x20-0x3f	Master Programmable Interrupt Controller (PIC) (8259A)
0x40-0x5f	Programmable Interval Timer (PIT) (8253/8254)
0x60-0x6f	Keyboard (8042)
0×70-0×7f	Real Time Clock (RTC)
0×80-0×9f	DMA ports, Refresh
0xa0-0xbf	Second Programmable Interrupt Controller (PIC) (8259A)
0xc0-0xdf	Second DMA controller (8237)
0x3f0-0x3f7	Primary floppy disk drive controller
0x3f8-0x3ff	Serial Port I

Serial port output in assembly

```
PC platform
                PORTCOM1, 0x3f8
serial putc:
                                  why +5?
       pushl
                %edx
                $(PORTCOM1+5), %dx
                               # Wait for port to be ready
        inb
                %dx, %al
        andb
                $0x60, %al___
                                   why 0x60?
        jz
                $PORTCOM1, %dx # Output the character
        movw
                12(%esp), %al
       outb
                %al, %dx
                $0xa, %al
                               # Was it a newline?
                $(PORTCOM1+5), %dx
        inb
                                # Wait again for port to be ready
                $0x60, %al
                $PORTCOM1, %dx # Send a carriage return
                $0xd, %al
       outb
                %al. %dx
                %edx
```





Serial port output in assembly .set serial_putc: PORTCOM1, 0x3f8 pushl pushl Read the line status register \$(PORTCOM1+5), %dx %dx, %al # Wait for port to be ready %dx, %al \$0x60, %al andb check for available transmitter register jz \$PORTCOM1, %dx # Output the character 12(%esp), %al %al, %dx movb \$0xa, %al # Was it a newline? \$(PORTCOM1+5), %dx inb # Wait again for port to be ready andb \$0x60, %al \$PORTCOM1, %dx # Send a carriage return \$0xd, %al %al, %dx

popl

Reading datasheets

- Datasheets present detailed technical information in a very terse format
- Unless you are already familiar with the details, and just looking for a reference, it can be hard to find the information you need
- But persevere, and practice; this can be a useful skill
- One thing you'll often see is that computer systems typically only use a fraction of the available functionality(/transistors)
- Sample code, from the manufacturers, or on the web, can also be very useful!

16


Interrupts

Hardware interrupts CPU interrupt mer data ROM RAM

- The CPU has an interrupt pin
- Connect it to a timer to generate regular timer interrupts!


17

How to handle multiple interrupt sources?




- · How do we combine multiple interrupt signals?
- How do we identify and prioritize interrupt sources?

How to handle multiple interrupt sources?




- One option: use an "or" to combine the interrupt signals
- \bullet Use the CPU to "poll" to determine which interrupt fired \dots

Adding an interrupt controller




- The PIC allows individual interrupts to be masked/unmasked
- $^{\circ}$ Responds to ack with programmed BASE + IRQ (interrupt request number) on data bus

Adding multiple interrupt controllers




• Two PICs in master/slave configuration

Adding multiple interrupt controllers




- Two PICs in master/slave configuration
- Any interrupt on the Slave triggers interrupt 2 on the Master

IDT structure



Initializing the PIC IRQ BASE, # lowest hw irg number PIC_MASTER, 0x20 PIC SLAVE, # Send ICWs (initialization control words) to initialize PIC. initpic port, base, info, init \$0x11, %al movb %al, \$\port # ICWl: Initialize + will be sending ICW4 outb # ICW2: Interrupt vector offset outb %al, \$(\port+1) Interrupts on Master map Interrupts on Slave map to IDT entries 0x20-0x27 to IDT entries 0x28-0x2f movb \$\init. # OCW1: set .endm initpic PIC_MASTER, IRQ_BASE, x04, 0xfb # all but IRQ2 masked out initpic PIC_SLAVE, IRQ_BASE+8, 0x02, 0xff initPIC:initpic PIC MASTER, IRQ BASE,



Enabling and disabling individual IRQs

 Individual IRQs are enabled by clearing the mask bit in the corresponding PIC:

```
static inline void enableIRQ(byte irq) {
  if (irq&8) {
    outb(0xa1, ~(1<<(irq&7)) & inb(0xa1));
  } else {
    outb(0x21, ~(1<<(irq&7)) & inb(0x21));
  }
}</pre>
```

• IRQs are disabled by setting the mask bit in the corresponding PIC:

```
static inline void disableIRQ(byte irq) {
  if (irq&8) {
    outb(0xa1, (1<<(irq&7)) | inb(0xa1));
  } else {
    outb(0x21, (1<<(irq&7)) | inb(0x21));
  }
}</pre>
```

27

IRQ handling lifecycle

- Install handler for IRQ in IDT
- Use the PIC to enable that specific IRQ (the CPU will still ignore the interrupt if the IF flag is clear)
- If the interrupt is triggered, disable the IRQ and send an EOI (end of interrupt) to reenable the PIC for other IRQs:

```
static inline void maskAckIRQ(byte irq) {
  if (irq&8) {
    outb(0xa1, (1<<(irq&7)) | inb(0xa1));
    outb(0xa0, 0x60|(irq&7)); // EOI to slave
    outb(0x20, 0x62); // EOI for IRQ2 on master
} else {
    outb(0x21, (1<<(irq&7)) | inb(0x21));
    outb(0x20, 0x60|(irq&7)); // EOI to master
}
}</pre>
```

When the interrupt has been handled, reenable the IRQ

28

Timers

The programmable interval timer (PIT)


- The IBM PC included an Intel 8253/54 programmable interval timer (PIT) chip
- The PIT was clocked at 1,193,181.8181Hz, for compatibility with the NTSCTV standard
- The PIT provides three counter/timers. On the PC, these were used to handle:
 - Counter 0:Timer interrupts
 - Counter 1: DRAM refresh
 - Counter 2: Playing tones via the PC's speaker

29

... continued

 The PIT is programmed by sending a control word to port 0x43 followed by a two byte counter value (lsb first) to port 0x40.

Control Word Format



Each timer/counter runs in one of six modes.

Example: Programming the PIT

To configure for timer interrupts:

Time stamp counter

- Modern Intel CPUs include a 64 bit time stamp counter that tracks the number of cycles since reset
- The current TSC value can be read in edx: eax using the rdtsc instruction
- rdtsc is privileged, but the CPU can be configured to allow access to rdtsc in user level code
- Can use differences in TSC value before and after an event to measure elapsed time
- But beware of complications related to multiprocessor systems; power management (e.g., variable clock speed); ...
- ... and virtualization (e.g., QEMU, VirtualBox, ...)

33

Volatile Memory

34

The first user program

```
unsigned flag = 0;

for (i=0; i<600; i++) {
    ...
}
printf("My flag is at 0x%x\n", &flag);
while (flag==0) {
    /* do nothing */
}
printf("Somebody set my flag to %d!\n", flag);
...</pre>
"My flag is at 0x4025b0"
```

- According to the semantics of C, there is no way for the value of the variable flag to change during the while loop ...
- ... so there is no way that the "Somebody set my flag ..." message could appear
- ... the compiler could delete the code after the while loop ...

The second user program

```
unsigned flag = 0;
for (i=0; i<600; i++) {
...
}
printf("My flag is at 0x%x\n", &flag);
while (flag==0) {
    /* do nothing */
}
printf("Somebody set my flag to %d!\n", flag);
...

for (i=0; i<1200; i++) {
    ...
}
unsigned* flagAddr = (unsigned*)0x4025b0;
printf("flagAddr = 0x%x\n", flagAddr);
*flagAddr = 1234;
printf("\n\nUser2 code does not return\n");
for (;;) { /* Don't return! */</pre>
```

Marking the flag as volatile

```
volatile unsigned flag = 0;

for (i=0; i<600; i++) {
    ...
}
printf("My flag is at 0x%x\n", &flag);
while (flag=0) {
    /* do nothing */
}
printf("Somebody set my flag to %d!\n", flag);
    ...

"Somebody set my flag to 1234!"

for (i=0; i<1200; i++) {
    ...
}
unsigned* flagAddr = (unsigned*)0x4025b0;
printf("flagAddr = 0x%x\n", flagAddr);
*flagAddr = 1234;
printf("\n\n\ser2 code does not return\n");
for (;;) { /* Don't return! */
}</pre>
```

The volatile modifier

- Under normal circumstances, a C compiler can treat an expression like x+x as being equivalent to 2*x:
 - There is no way for the value in x to change from one side of the + to the other (no intervening assignments)
 - ullet The compiler can replace two attempts to read x with a single read, without changing the behavior of the code
- Marking a variable as volatile indicates that the compiler should allow for the possibility that the stored value might change from one read to the next
- The volatile modifier is often necessary when working with memory mapped I/O

38

Unresolved issues

Issues with the Week 3 lab example


- Although we are running in protected mode, we are using segments that span the full address space, so there is no true protection between the different programs
- Address space layout is ad hoc: different programs load and run at different addresses; there is no consistency
- We had to choose different (but essentially arbitrary) start addresses for user and user2, even when they were just two copies of the same program
- Why should worries about low level memory layout & size propagate in to the design of higher-level applications?
- Our user programs included duplicate code (e.g., each one has its own implementation of printf). How can we support sharing of common code or data between multiple programs?

10

Paging

Paging


- "All problems in computer science can be solved by another level of indirection" (David Wheeler)
- Partition the address space in to a collection of "pages"
- Translate between addresses in some idealized "virtual address space" and "physical addresses" to memory.



41

Example

• Suppose that we partition our memory into 8 pages:



Practical reality

• IA32 partitions the 32-bit, 4GB address space in to 4KB pages page number offset



• It also allows the address space to be viewed as 4MB "super pages" super page number offset



- We need a table with 2¹⁰ entries to translate virtual super page numbers in to physical page numbers
- With 4 bytes/entry, this table, called a **page directory**, takes 2¹² bytes one 4K page!

14

Paging with 4MB super pages




Figure 4-3. Linear-Address Translation to a 4-MByte Page using 32-Bit Paging

- The cr3 register points to the "current" page directory
- Individual page directory entries (PDEs) specify a 10 bit physical super page address plus some additional control bits

...

Page tables

- ${}^{\bullet}$ A table describing translations for all 4KB pages would require 2^{20} entries
- With four bytes per entry, a full page table would take 4MB
- Most programs are small, at least in comparison to the full address space
 - ⇒ most address spaces are fairly sparse
- is there a more compact way to represent their page tables?


46

Example

- Suppose that our memory is partitioned in to 64 pages
- But we are only use a small number of those pages...
- ... in fact, only a small number of the rows



 \bullet Then we can represent the full table more compactly as a



Paging with 4KB pages




Figure 4-2. Linear-Address Translation to a 4-KByte Page using 32-Bit Paging

- A typical address space can now be described by a page directory plus one or two page tables (i.e., 4-12KB)
- · Can mix pages and super pages for more flexibility

CR3, PDEs, PTEs

Day 0.0 0.0 0.7 0.0 0.7 0.4 0.0 0.0	24 20 40 40 47	40 45 44 40			-	-		-		-	-			
31 30 29 28 27 26 25 24 23 22	21 20 19 18 17	16 15 14 13	12	11 10 9	8	/	ь	5	4	3	2	1	U	
Address of page directory ¹					Ignored					PW T	PW Ignore			CR3
Bits 31:22 of address of 4MB page frame	Reserved (must be 0)	Bits 39:32 of address ²	P A T	Ignored	G	1	D	Α	P C D	PW T	U / S	R / W	1	PDE: 4MB page
Address of page table Ignored Q I A P PW U R D T S V / D T S V										/	1	PDE: page table		
Ignored													Q	PDE: not present
Address of 4KB page frame Ignored G A D A C P W U R T S W											1	PTE: 4KB page		
Ignored												Q	PTE: not present	

Figure 4-4. Formats of CR3 and Paging-Structure Entries with 32-Bit Paging

Details

- · Paging structures use physical addresses
- P(resent) bit 0 is used to mark valid entries (an OS can use the remaining "ignored" fields to store extra information)
- Hardware updates D(irty) and A(ccessed) bits to track usage
- R/W bits allow regions of memory to be marked "read only"
- S/U bits allow regions of memory to be restricted to "supervisor" access only (rather than general "user")
- G(lobal) bit allows pages to be marked as appearing in every address space
- PCD and PWD bits control caching behavior

50

The translation lookaside buffer (TLB)

- Recall that the IA32 tracks current segment base and limit values in hidden registers to allow for faster access
- A more sophisticated form of cache, called the translation lookaside buffer (TLB), is used to keep track of active mappings within the CPU's memory management unit
- Programmers typically ignore the TLB: "it just works"
- But not so in programs that modify page directories and page tables: extra steps are required to ensure that the TLB is updated to reflect changes in the page table
 - · Loading a value in to CR3 will flush the TLB
 - the "invlpg addr" instruction removes TLB entries for a specific address

Segmentation and paging




Figure 3-1. Segmentation and Paging

52

Protection and address space layout

• A typical operating system adopts a virtual memory layout something like the following for all address spaces:



- The operating system is in every address space; it's pages are protected from user programs by limiting those parts of the page directory to "supervisor" access
- The OS portion of the page directory can take advantage of G(lobal) bits so that TLB entries for kernel space are retained when we switch between address spaces


Protection and address space layout

• A typical operating system adopts a virtual memory layout something like the following for all address spaces:



- User code and data mappings differ from one address space to the next
 - there is no way for one user program to access memory regions for another program ...
 - ... unless the OS provides the necessary mappings
 - user programs do not have a capability to access unauthorized regions of memory

53



Initialization

• How do we get from physical memory, after booting:



• to virtual address spaces with paging enabled?




- Two key steps
 - · Create an initial page directory
 - Enable the CPU paging mechanisms

56

Creating a 1:1 mapping

 While running at lower addresses, create an initial page directory that maps the lower IGB of memory in two different regions of the virtual address space



- jump to an address in the upper IGB of virtual memory ...
- \bullet and then proceed without the lower mapping \dots

57

Working with physical & virtual addresses

 It is convenient to work with page directories and page tables as regular data structures (virtual addresses):

• But sometimes we have to work with physical addresses:

```
/*


* Set the page directory control register to a specific value.

*/
static inline void setPdir(unsigned pdir) {
    asm(" movl %0, %%cr3\n" : ""(pdir));
}
```

58

From physical to virtual, and back again

 Because we map the top IGB of virtual memory to the bottom IGB of physical memory, it is easy to convert between virtual and physical addresses:



• (But how can we do this in a type safe language ... ?)

Details (Part I)

· Constants to describe the virtual address space

```
KERNEL_SPACE = 0xc0000000 # Kernel space starts at 3GB
KERNEL_LOAD = 0x00100000 # Kernel loads at 1MB
```

• The kernel is configured to load at a low physical address but run at a high virtual address:

```
OUTPUT_FORMAT(elf32-i386)
ENTRY(physentry)

SECTIONS {

    physentry = entry - KERNEL_SPACE;
    . = KERNEL_LOAD + KERNEL_SPACE;

    .text_ALIGN(0x1000) : AT(ADDR(.text) - KERNEL_SPACE) {
        text_start = .; *(.text) *(.handlers) _text_end = .;
        *(.rodata*)
        *(.data)
        _start_bss = .; *(COMMON) *(.bss) _end_bss = .;
    }
}
```

Details (Part 2)

• Reserve space for an initial page directory structure:

```
.align (1<<PAGESIZE)
.space 4096
                               # Initial page directory
```

• Zero all entries in the table:

```
(pdir-KERNEL_SPACE), %edi
leal
         %edi, %esi
        $1024. %ecx
                        # Zero out complete page directory
movl
        $0, %eax
        %eax, (%edi)
$4, %edi
movl
addl
decl
        %ecx
```

Details (Part 3)

• Install the lower and upper mappings in the initial page directory structure:

```
movl
                         $(PERMS_KERNELSPACE), %eax
                        %eax, (%edi)
%eax, (4*(KERNEL_SPACE>>SUPERSIZE))(%edi)
$4, %edi  # move to next page dir slots
$(4<<20), %eax # entry for next superpage to be mapped</pre>
               movl
               addl
               addl
                         %ecx
               decl
               jnz
• Load the CR3 register:
```

```
%esi, %cr3
                                # Set page directory
                                # Enable super pages (CR4 bit 4)
        $(1<<4), %eax
orl
        %eax, %cr4
```

Details (Part 4)

• Turn on paging:


```
movl
                   %cr0, %eax
                                                # Turn on paging (1<<31)
          orl
                   (1<<31) (1<<0)), %eax # and protection (1<<0) %eax, %cr0
          movl
                   $high, %eax
                                               # Make jump into kernel space
         jmp
                                               # Now running at high addresses
# Set up initial kernel stack
high:
                  kernelstack, %esp
```


• And now that's out of the way, the kernel can get down to work ...

Page faults

63

- If program tries to access an address that is either not mapped, or that it is not permitted to use, then a page fault exception (14) occurs
- The address triggering the exception is loaded in to CR2
- Details of the fault are in the error code in the context:





http://www.minuszerodegrees.net/5 | 50/early/5 | 50_early.htm

Ok, kernel, over to you ...