Differentiable Neural Computers

Hybrid Computing using a neural network with dynamic external memory (Graves et al. 2016)

Konstantinos Kogkalidis

May 28, 2018

Logic and Computation

Differentiable Neural Computer

Differentiable Neural Computer

A recurrent neural network coupled with an external memory.

• Extension of NTMs

Differentiable Neural Computer

- Extension of NTMs
 - End-to-end differentiable

Differentiable Neural Computer

- Extension of NTMs
 - End-to-end differentiable
 - Auto-associative memory

Differentiable Neural Computer

- Extension of NTMs
 - End-to-end differentiable
 - Auto-associative memory
 - Turing complete

Differentiable Neural Computer


- Extension of NTMs
 - End-to-end differentiable
 - Auto-associative memory
 - Turing complete
 - + Memory attention mechanisms

Differentiable Neural Computer

- Extension of NTMs
 - End-to-end differentiable
 - Auto-associative memory
 - Turing complete
 - + Memory attention mechanisms
- Mimic mammalian biological memory
- Employ classical concepts of computation


Introduction: Motivation

Von Neumann architecture



Introduction: Motivation

Simple Neural Net




$$y = g(h), h = f(x)$$

No memory

Introduction: Motivation


Simple Neural Net



$$y = g(h), h = f(x)$$

No memory

Recurrent Neural Net



$$h(t) = f([x(t); h(t-1)])$$

Finite, non-contiguous memory

Train a RNN to act as a controller to interact with a memory matrix of N (arbitrary many) addresses.

Train a RNN to act as a controller to interact with a memory matrix of N (arbitrary many) addresses.

1. Content Lookup

- Attention over memory defined by weightings $W \in \mathbb{R}^N$
- Compare controller output with memory objects (auto-associative memory)
- Allow partial matches (pattern completion)

Train a RNN to act as a controller to interact with a memory matrix of N (arbitrary many) addresses.

- 1. Content Lookup
 - Attention over memory defined by weightings $W \in \mathbb{R}^N$
 - Compare controller output with memory objects (auto-associative memory)
 - Allow partial matches (pattern completion)
- 2. Sequential Retrieval
 - Fill $L \in \{0,1\}^{2N}$ indexing temporal transitions
 - Shift operations defined by LW, L^TW

Train a RNN to act as a controller to interact with a memory matrix of N (arbitrary many) addresses.

1. Content Lookup

- Attention over memory defined by weightings $W \in \mathbb{R}^N$
- Compare controller output with memory objects (auto-associative memory)
- Allow partial matches (pattern completion)

2. Sequential Retrieval

- Fill $L \in \{0,1\}^{2N}$ indexing temporal transitions
- Shift operations defined by LW, L^TW

3. Dynamic Allocation

- Mark memory locations with $\{0,1\}$ to signal usage
- Manipulate signals during R/W operations to enable reallocation
- Generalization to unbounded memory

Controller

A deep long short-term memory network receiving input:

$$\boldsymbol{\mathcal{X}}_t = [\boldsymbol{x}_t; \boldsymbol{r}_{t-1}^1; \dots; \boldsymbol{r}_{t-1}^R]$$

and producing output:

$$(\boldsymbol{v}_t, \boldsymbol{\xi}_t) = \mathcal{N}([\boldsymbol{\chi}_1; \dots; \boldsymbol{\chi}_T]; \vartheta)$$

where ${\cal N}$ a set of state equations and ϑ their trainable parameters.

Controller: State Equations

A more detailed look into \mathcal{N} :

$$\begin{split} & \boldsymbol{i}_t^l = \sigma(W_i^l[\boldsymbol{\chi}_t; \boldsymbol{h}_{t-1}^l; \boldsymbol{h}_t^{l-1}] + \boldsymbol{b}_i^l) & \text{(input gate)} \\ & \boldsymbol{f}_t^l = \sigma(W_f^l[\boldsymbol{\chi}_t; \boldsymbol{h}_{t-1}^l; \boldsymbol{h}_t^{l-1}] + \boldsymbol{b}_f^l) & \text{(forget gate)} \\ & \boldsymbol{s}_t^l = \boldsymbol{f}_t^l \boldsymbol{s}_{t-1}^l + \boldsymbol{i}_t^l \tanh(W_s^l[\boldsymbol{\chi}_t; \boldsymbol{h}_{t_1}^l; \boldsymbol{h}_t^{l-1}] + \boldsymbol{b}_s^l) & \text{(state)} \\ & \boldsymbol{o}_t^l = \sigma(W_o^l[\boldsymbol{\chi}_t; \boldsymbol{h}_{t-1}^l; \boldsymbol{h}_t^{l-1}] + \boldsymbol{b}_o^l) & \text{(output gate)} \\ & \boldsymbol{h}_t^l = \boldsymbol{o}_t^l \tanh(\boldsymbol{s}_t^l) & \text{(hidden)} \\ & \boldsymbol{v}_t = W_y[\boldsymbol{h}_t^1; \dots; \boldsymbol{h}_t^l] & \text{(output vector)} \\ & \boldsymbol{\xi}_t = W_{\mathcal{E}}[\boldsymbol{h}_t^l; \dots; \boldsymbol{h}_t^l] & \text{(interface vector)} \end{split}$$

Controller: Signal-Flow

Single LSTM layer

