Differentiable Neural Computers

Hybrid Computing using a neural network with dynamic external memory (Graves et al. 2016)

Konstantinos Kogkalidis

May 28, 2018

Logic and Computation

Overview: Probabilistic Programming

Cross-domain

- Data Flow Programming
- Bayesian Reasoning
- Machine Learning
- Functional Programming

Overview: Probabilistic Programming

Cross-domain

- Data Flow Programming
- Bayesian Reasoning
- Machine Learning
- Functional Programming

Intuition: "Rather than explicitly write a program, write some constraints on the behavior of the desired program and use computational tools to search the program space for models satisfying these constraints."

Overview: Probabilistic Programming

Cross-domain

- Data Flow Programming
- Bayesian Reasoning
- Machine Learning
- Functional Programming

Intuition: "Rather than explicitly write a program, write some constraints on the behavior of the desired program and use computational tools to search the program space for models satisfying these constraints."

Program	Model
Discrete	Continuous
Deterministic	Stochastic
Static	Adaptive

Differentiable Neural Computer

Differentiable Neural Computer

A recurrent neural network coupled with an external memory.

Extension of NTMs

Differentiable Neural Computer

- Extension of NTMs
 - End-to-end differentiable

Differentiable Neural Computer

- Extension of NTMs
 - End-to-end differentiable
 - Auto-associative memory

Differentiable Neural Computer

- Extension of NTMs
 - End-to-end differentiable
 - Auto-associative memory
 - Turing complete

Differentiable Neural Computer


- Extension of NTMs
 - End-to-end differentiable
 - Auto-associative memory
 - Turing complete
 - + Memory attention mechanisms

Differentiable Neural Computer

- Extension of NTMs
 - End-to-end differentiable
 - Auto-associative memory
 - Turing complete
 - + Memory attention mechanisms
- Mimic mammalian biological memory
- Employ classical concepts of computation


Introduction: Classic Computation

Von Neumann architecture



Introduction: RNNs

Simple Neural Net




$$y = g(h), \ h = f(x)$$

No memory

Introduction: RNNs


Simple Neural Net



$$y = g(h), h = f(x)$$

No memory

Simple Recurrent Net




$$h(t) = f([x(t); h(t-1)])$$

Finite, non-contiguous memory

Introduction: RNNs


Simple Neural Net



$$y = g(h), \ h = f(x)$$

No memory

Simple Recurrent Net



$$h(t) = f([x(t); h(t-1)])$$

Finite, non-contiguous memory

"If training vanilla neural nets is optimization over functions, training recurrent nets is optimization over programs."

Train a RNN to act as a controller to interact with a memory matrix M of N (arbitrary many) addresses.

Train a RNN to act as a controller to interact with a memory matrix M of N (arbitrary many) addresses.

1. Content Lookup

- Attention over memory defined by weightings $W \in \mathbb{R}^N$
- Compare controller output with memory objects (auto-associative memory)
- Allow partial matches (pattern completion)

Train a RNN to act as a controller to interact with a memory matrix M of N (arbitrary many) addresses.

- 1. Content Lookup
 - Attention over memory defined by weightings $W \in \mathbb{R}^N$
 - Compare controller output with memory objects (auto-associative memory)
 - Allow partial matches (pattern completion)
- 2. Sequential Retrieval
 - Fill $L \in \{0,1\}^{2N}$ indexing temporal transitions
 - Shift operations defined by LW, L^TW

Train a RNN to act as a controller to interact with a memory matrix M of N (arbitrary many) addresses.

1. Content Lookup

- Attention over memory defined by weightings $W \in \mathbb{R}^N$
- Compare controller output with memory objects (auto-associative memory)
- Allow partial matches (pattern completion)

2. Sequential Retrieval

- Fill $L \in \{0,1\}^{2N}$ indexing temporal transitions
- Shift operations defined by LW, L^TW

3. Dynamic Allocation

- Mark memory locations with {0,1} to signal usage
- Manipulate signals during R/W operations to enable reallocation
- Generalization to unbounded memory

Controller

A deep long short-term memory network receiving input:

$$\boldsymbol{\mathcal{X}}_t = [\boldsymbol{x}_t; \boldsymbol{r}_{t-1}^1; \dots; \boldsymbol{r}_{t-1}^R]$$

and producing output:

$$(oldsymbol{v}_t, oldsymbol{\xi}_t) = \mathcal{N}([oldsymbol{\mathcal{X}}_1; \dots; oldsymbol{\mathcal{X}}_T]; artheta)$$

where ${\cal N}$ a set of state equations and ϑ their trainable parameters.


Controller: State Equations

A more detailed look into \mathcal{N} :

$$\begin{split} & \boldsymbol{i}_t^l = \sigma(W_i^l[\boldsymbol{\chi}_t; \boldsymbol{h}_{t-1}^l; \boldsymbol{h}_t^{l-1}] + \boldsymbol{b}_i^l) & \text{(input gate)} \\ & \boldsymbol{f}_t^l = \sigma(W_f^l[\boldsymbol{\chi}_t; \boldsymbol{h}_{t-1}^l; \boldsymbol{h}_t^{l-1}] + \boldsymbol{b}_f^l) & \text{(forget gate)} \\ & \boldsymbol{s}_t^l = \boldsymbol{f}_t^l \boldsymbol{s}_{t-1}^l + \boldsymbol{i}_t^l \tanh(W_s^l[\boldsymbol{\chi}_t; \boldsymbol{h}_{t_1}^l; \boldsymbol{h}_t^{l-1}] + \boldsymbol{b}_s^l) & \text{(state)} \\ & \boldsymbol{o}_t^l = \sigma(W_o^l[\boldsymbol{\chi}_t; \boldsymbol{h}_{t-1}^l; \boldsymbol{h}_t^{l-1}] + \boldsymbol{b}_o^l) & \text{(output gate)} \\ & \boldsymbol{h}_t^l = \boldsymbol{o}_t^l \tanh(\boldsymbol{s}_t^l) & \text{(hidden)} \\ & \boldsymbol{v}_t = W_y[\boldsymbol{h}_t^1; \dots; \boldsymbol{h}_t^l] & \text{(output vector)} \\ & \boldsymbol{\xi}_t = W_{\mathcal{E}}[\boldsymbol{h}_t^l; \dots; \boldsymbol{h}_t^l] & \text{(interface vector)} \end{split}$$


Controller: Signal-Flow

Single LSTM layer



Controller: Full View

LSTM Network (multiple layers)



Controller: Outputs

$$(\boldsymbol{v}_t, \boldsymbol{\xi}_t) = \mathcal{N}([\boldsymbol{\chi}_1; \dots; \boldsymbol{\chi}_T]; \vartheta)$$

Controller: Outputs

$$(\boldsymbol{v}_t, \boldsymbol{\xi}_t) = \mathcal{N}([\boldsymbol{\chi}_1; \dots; \boldsymbol{\chi}_T]; \vartheta)$$

Intermediate output \boldsymbol{v}_t

$$\mathbf{y}_t = \mathbf{v}_t + W_R[\mathbf{r}_t^1; \dots; \mathbf{r}_t^R]$$
 (Memory-conditioning)

Controller: Outputs

$$(\boldsymbol{v}_t, \boldsymbol{\xi}_t) = \mathcal{N}([\boldsymbol{\mathcal{X}}_1; \dots; \boldsymbol{\mathcal{X}}_T]; \vartheta)$$

Intermediate output $oldsymbol{v}_t$

$$\mathbf{y}_t = \mathbf{v}_t + W_R[\mathbf{r}_t^1; \dots; \mathbf{r}_t^R]$$
 (Memory-conditioning)

Interface vector $\boldsymbol{\xi}_t$

- Read keys
- Read strengths
- Write key
- Write strength
- Erase vector

- Write vector
- Free gates
- Allocation gate
- Write gate
- Read modes

Memory Adressing: RW

Read operations

$$\boldsymbol{r}_t^i = M_t^T \boldsymbol{w}_t^{r,i}$$

Memory Adressing: RW

Read operations

$$\mathbf{r}_t^i = M_t^T \mathbf{w}_t^{r,i}$$

Write operations

$$M_t = M_{t-1} \circ (\mathbf{1} - \boldsymbol{w}_t^T \boldsymbol{e}_t^T) + \boldsymbol{w}_t^W \boldsymbol{v}_t^T$$

Further Reading

- Neural Turing Machines (Graves, Wayne, Danihelka)
- Entity Networks (Henaff, Weston, Szlam, Bordes, LeCun)
- Principles of Probabilistic Programming Languages (Goodman)
- Backprop as a Functor (Fong, Spivak, Tuyras)
- Formal Methods for Probabilistic Programming (Selsam, Liang, Dill)