```
X
                                                                   AVR
                                                   Μ
                                  Е
                                            Μ
              K
                        K
                                                           \Delta
                                  , el 21045
                                                   Μ
                                                                   , el 21170
                                     22 O
                                                 2024
0.1
     \mathbf{Z}
           2.1
Τ
                                                          INT1
                                                                                      INT1
                       2.1. \Pi
                                                                        PB5
  int1counter,
                                      63. Π
                        reset
                                     INT1 . E
                                                                      isrloop
                             2.4.
; Ex2_1.asm
 Created: 10/16/2024 1:10:26 PM
; Author : User
.include "m328PBdef.inc"
                             ; ATmega328pB microcontroller definitions
.equ FOSC_MHZ=16
                                     ; Microcontroller operating frequency in MHz
.equ DEL_mS=500
                                        ; Delay in mS (valid number from 1 to 4095)
.equ DEL_NU=FOSC_MHZ*DEL_mS
                                          ; delay_mS routine: (1000*DEL_NU+6) cycles
.def int1counter=r16
.def pin=r17
.org 0x0
     rjmp reset
.org 0x4
     rjmp isr1
reset:
; Init Stack Pointer
     ldi r24, LOW(RAMEND)
     out SPL, r24
     ldi r24, HIGH(RAMEND)
     out SPH, r24
; Init PORTB as output
```

6

10 11

12 13

14

16

17 18

19

20 21

22

23 24

25

26

27

28

30 31

32

```
ser r26
33
          out DDRB, r26
34
35
   ; Init PORTC as output
36
          ldi r26, 0b00111111
          out DDRC, r26
39
    ; Init PORTD as input
40
          clr r26
41
          out DDRD, r26
42
43
    ; Interrupt on rising edge of INT1 pin
          ldi r24, (1<<ISC11) | (1<<ISC10)
          sts EICRA, r24
46
    ; Enable the INT1 interrupt
48
          ldi r24, (1<<INT1)
49
          out EIMSK, r24
50
          clr int1counter
52
          sei; Enable general flag of interrupts
53
   loop1:
55
          clr r26
   loop2:
57
          out PORTB, r26
58
          ldi r24, LOW(DEL_NU)
60
          ldi r25, HIGH(DEL_NU)
                                          ; Set delay (number of cycles)
61
          rcall delay_mS
62
63
          inc r26
          cpi r26, 16
                                              ; compare r26 with 16
66
          breq loop1
67
          rjmp loop2
68
69
   ; External interrupt 1 service routine
   isr1:
          push r24
          push r25
73
          in r24, SREG
74
          push r24
75
   isrloop:
76
          ldi r24, (1<<INTF1)
          out EIFR, r24
          ldi r24, LOW(5*16)
79
          ldi r25, HIGH(5*16)
                                     ; Set delay (number of cycles)
          rcall delay_mS
81
          in r24, EIFR
82
          sbrc r24, INTF1
                                             ; skip next instruction if EIFR & (1 << INTF1) == 0
83
```

```
; don't continue until EIFR & (1 << INTF1) == 0 to avoid
          rjmp isrloop
         debouncing
          in pin, PIND
85
          sbrs pin, 5
                                                ; skip next instruction if PB5=1 (not pressed)
86
                                              ; skip interrupt if PB5=0 (pressed)
           rjmp end
           inc int1counter
           sbrc int1counter, 6
                                           ; skip next instruction if int1counter & (1 << 6) == 0
89
                                              ; reached 2\hat{\ }6 = 64, return to 0
           clr int1counter
90
           out PORTC, int1counter
91
    end:
92
           pop r24
93
           out SREG, r24
94
           pop r25
95
           pop r24
96
                                               ; Return from interrupt
           reti
97
98
    ; delay of 1000*F1+6 cycles (almost equal to 1000*F1 cycles)
99
    delay_mS:
100
    ; total delay of next 4 instruction group = 1+(249*4-1) = 996 cycles
101
          ldi r23, 249
                                          ; (1 cycle)
102
    loop inn:
103
           dec r23
                                                   ; 1 cycle
104
          nop
                                                     ; 1 cycle
105
           brne loop_inn
                                             ; 1 or 2 cycles
106
107
          sbiw r24, 1
                                                ; 2 cycles
108
          brne delay_mS
                                              ; 1 or 2 cycles
109
110
                                                     ; 4 cycles
           ret
111
    0.2
           \mathbf{Z}
                  2.2
    Γ
          \mathbf{Z}
                2.2,
                                                                             32,
                                                                                                       . Г
                                           . A
                                                                        16
                                                                           INT1
                                                                                           INTO . H
                interrupts,
       interrupt
                                                                             PORTB
                                                                                                 5 LSBs
                                                                   bits
    bitwise AND)
    ; Ex2 2.asm
    ; Created: 10/16/2024 12:58:39 PM
    ; Author : User
 6
 7
    ; Ex2 2.asm
10
    ; Created: 10/16/2024 12:53:50 PM
11
    ; Author : User
12
13
14
```

```
.include "m328PBdef.inc"
15
16
   .equ FOSC MHZ=16
17
   .equ DEL_mS=2000
18
   .equ DEL_NU=FOSC_MHZ * DEL_mS
19
   .equ INT_mS=500
   .equ INT_NU=FOSC_MHZ * INT_mS
21
22
   .def DELL=r24
23
   .def DELH=r25
24
   .def TMP = r26
25
   .def COUNTER=r27
26
   ; ---- INTERRUPTS ----
28
   .org 0x0
29
         rjmp reset
30
   .org 0x2
31
         rjmp ISR0
32
   ISR0:
34
         push TMP
35
                                ; (this will be used for input)
         push DELL
36
         push DELH
                                ; Save registers to stack
37
         in TMP, SREG
38
         push TMP
39
         push COUNTER
         ; TODO: output
42
         in DELL, PINB
                                    ; Read input
43
                                   ; Keep 4 LSBs
         andi DELL, 15
44
         clr TMP
                                   ; Initialize result
45
         clr COUNTER
                                   ; Initialize counter
   check bit:
         lsr DELL
48
         brcs skip inc
                                 ; If popped a 0, skip increasing TMP
49
         inc TMP
50
   skip_inc:
51
         inc COUNTER
52
         cpi COUNTER, 4
                                      ; If haven't checked 4 bits, repeat
         brne check_bit
54
55
         out PORTC, TMP
                                       ; Output
56
57
         ldi DELL, low(INT_NU)
58
         ldi DELH, high(INT_NU)
                                        ; Call delay
         call delay_mS
61
         pop COUNTER
62
         pop TMP
63
         out SREG, TMP
64
         pop DELH
                               ; restore registers from stack
65
```

```
pop DELL
66
         pop TMP
67
68
                              ; return
         reti
69
70
    reset: ; configure eternal Interrupts
71
         Idi TMP, (1 << ISC01) | (1 << ISC00)
                                                    ; set rising edge
72
         sts EICRA, TMP
73
         ldi TMP, (1 \ll INT0)
                                                 ; enable INT0
74
         out EIMSK, TMP
75
         sei
                                         ; Enable Interrupts
76
    ; ---- MAIN CODE ----
78
79
    ; init SP
80
    ldi TMP, LOW(RAMEND)
81
    out SPL, TMP
82
    ldi TMP, HIGH(RAMEND)
83
    out SPH, TMP
    ; set PORTB, PORTD as INPUT
86
    clr TMP
87
    out DDRB, TMP
88
    out DDRD, TMP
    ; set PORTC as OUTPUT
    ser TMP
91
    out DDRC, TMP
93
    init:
94
                                   ; reset to 0
         clr COUNTER
95
    loop_:
96
         out PORTC, COUNTER
                                             ; output
         ldi DELL, low(DEL_NU)
98
         ldi DELH, high(DEL_NU)
                                       ; call delay
99
         rcall delay_mS
100
101
                                    ; increase
         inc COUNTER
102
103
         cpi COUNTER, 32
                                      ; If COUNTER exceedes range
104
                             ; then go to beginning
         breq init
105
                                ; else loop
         rjmp loop__
106
107
    delay mS:
                ; Given procedure
108
         ldi TMP, 249
109
    loop_inn:
110
         dec TMP
         nop
         brne loop_inn
113
         sbiw DELL, 1
114
         brne delay_mS
115
         ret
116
```

```
0.3
        \mathbf{Z}
                2.3
   Γ
         Ζ
              2.3
                                     delay_mS
                                                             1ms. K
                                                                      _{
m ms}
                       FLAG (0:
                                        LEDs, 1: PB0
                                                               , 2:
                                                                       LEDs
                                                                                 PORTB
                                2
                                                             INT1 . T
                                                                                                  2.
            0. T
                  FLAG
                             0
                                                                                   COUNT = 4500
             500ms,
                                                    1,
                                                                   4500ms. \Theta
                FLAG
                                    0,
                                           COUNT = 500
                                                                                   ISR1,
          COUNT
                                           )
                                                     FLAG . T
                                                                     ms
    CNT . T
                                             \mathbf{C}
                                                                        _{\text{delay}}_ms(1),
    flg
            count
   ; Ex2_3_asm.asm
   ; Created: 10/16/2024 2:28:35 PM
   ; Author : User
   .include "m328PBdef.inc"
9
   .equ FOSC_MHZ=16
10
   .equ FLASH_MS=500
11
   .equ DEL_MS=4500
12
13
   .def CNT=r24; count number of delays that have happened
14
   .def CNT_HI=r25
15
   .def TMP = r26
16
   .def TMP_HI=r27
17
   .def FLG=r28; 0 --> Closed, 1 --> PB0, 2 --> All
18
19
   ; ---- INTERRUPTS ----
20
   .org 0x0
21
         rjmp reset
22
   .org 0x4
23
         rjmp ISR1
24
25
   ISR1:
26
         push TMP
27
         in TMP, SREG
28
         push TMP
29
30
         ldi FLG, 2
31
         ldi CNT , low (FLASH_MS)
32
         ldi CNT_HI, high(FLASH_MS)
33
34
         pop TMP
35
         out SREG, TMP
36
         pop TMP
37
38
         reti
39
40
      --- MAIN CODE ----
```

```
delay_mS:
                Given procedure, altered so it runs for 1ms (no args)
         ldi TMP, low(3999)
43
         ldi TMP_HI, high(3999)
44
   loop_inn:
45
         sbiw TMP, 1
         brne loop_inn
         ret
48
49
   reset: ; configure eternal Interrupts
50
         ldi TMP, (1 << ISC11) | (1 << ISC10)
                                                    ; set rising edge
51
         sts EICRA, TMP
         ldi TMP, (1 \ll INT1)
                                                 ; enable INT1
         out EIMSK, TMP
55
   ; init SP
56
   ldi TMP, LOW(RAMEND)
57
   out SPL, TMP
   ldi TMP, HIGH(RAMEND)
59
   out SPH, TMP
61
   ; set PORTB as OUTPUT
62
   ser TMP
63
   out DDRB, TMP
64
   ; out DDRC, TMP
   ; set PORTD as INPUT
   clr TMP
67
   out DDRD, TMP
69
                                   ; enable Interrupts
   sei
70
71
   init:
72
         clr FLG
73
                  , low(DEL\_MS)
                                        ; load 4.5s (no matter if FLG = 0 or 1)
         ldi CNT
         ldi CNT_HI, high(DEL_MS);
75
76
   loop_:
77
         sei
78
         cpi FLG, 1
                               ; Check FLG:
         breq one_bit
                                 ; if FLG == 1, open 1 bit
         brlo no_bits
                                 ; else if FLG < 1, open 0 bits
   all_bits:
                               else open all bits
82
         ser TMP
83
         out PORTB, TMP
         jmp cont
85
   no_bits:
86
         clr TMP
         out PORTB, TMP
88
         jmp cont
   one bit:
90
         ldi TMP, 1
91
         out PORTB, TMP
92
```

```
jmp cont
93
    cont:
94
                                     ; run delay
          rcall delay_mS
95
          sbiw CNT, 1
                                         ; decrease counter
96
                                 ; if counter != 0, skip FLG updates
          brne loop_
97
          dec FLG
                                     ; decrease flag
          brpl foo
                              ; if N == 1 \text{ (FLG } < 0)
99
                                 ; then FLG = 0
          ldi FLG, 0
100
    foo:
101
          cli
102
          cpi FLG, 2
103
          breq loop_
104
          ldi CNT , low(DEL_MS)
                                           ; load 4.5s (no matter if FLG = 0 or 1)
105
          ldi CNT_HI, high(DEL_MS);
106
107
          jmp loop_
108
 1
     * main.c
 2
     * Created: 10/16/2024 4:46:07 PM
     * Author: User
 6
    #include <xc.h>
    #define F_CPU 16000000UL
10
    #include <avr/io.h>
11
    #include <avr/interrupt.h>
12
    #include <util/delay.h>
13
14
    #define FLG_OFF 0
15
    #define FLG_ONE 1
16
    #define FLG_ALL 2
17
18
    #define CNT ALL 500
19
    #define CNT_ONE 4500
20
21
    int flg = FLG\_OFF, count = 0;
22
    ISR (INT1_vect)
24
25
          flg = FLG\_ALL, count = CNT\_ALL;
26
27
    #define \max(a, b) ((a) > (b) ? (a) : (b))
30
    int main ()
31
32
          EICRA = (1 << ISC11) | (1 << ISC10);
33
          EIMSK = 1 \ll INT1;
34
```

```
sei();
35
36
            DDRB = 0xff; // input
37
            DDRD = 0x00; // output
38
39
            while (1) {
40
                   while (count--) \{
41
                           PORTB = (flg == FLG\_OFF) ? 0x00 :
42
                           (\mathrm{flg} == \mathrm{FLG\_ONE}) ? 0\mathrm{x}01 : 0\mathrm{x}0\mathrm{ff};
43
                           _{\text{delay}}_{\text{ms}(1)};
44
45
                   flg = max(flg - 1, 0);
46
                   count = CNT\_ONE;
47
48
49
```