

X

M

AVR

E

M

K

K

, *el21045*

M

$\Delta$

, *el21170*

22 O

2024

0.1 Z 2.1

T  
, `int1counter` ,  
,  
2.1. II  
reset  
63. II  
`INT1` . E  
PB5  
`isrloop`  
2.4.

```
1 ;  
2 ; Ex2_1.asm  
3 ;  
4 ; Created: 10/16/2024 1:10:26 PM  
5 ; Author : User  
6 ;  
7  
8 .include "m328PBdef.inc" ; ATmega328pB microcontroller definitions  
9  
10 .equ FOSC_MHZ=16 ; Microcontroller operating frequency in MHz  
11  
12 .equ DEL_mS=500 ; Delay in mS (valid number from 1 to 4095)  
13  
14 .equ DEL_NU=FOSC_MHZ*DEL_mS ; delay_mS routine: (1000*DEL_NU+6) cycles  
15  
16 .def int1counter=r16  
17 .def pin=r17  
18  
19 .org 0x0  
20 rjmp reset  
21  
22 .org 0x4  
23 rjmp isr1  
24  
25 reset:  
26 ; Init Stack Pointer  
27 ldi r24, LOW(RAMEND)  
28 out SPL, r24  
29 ldi r24, HIGH(RAMEND)  
30 out SPH, r24  
31  
32 ; Init PORTB as output
```

```

33     ser r26
34     out DDRB, r26
35
36 ; Init PORTC as output
37     ldi r26, 0b00111111
38     out DDRC, r26
39
40 ; Init PORTD as input
41     clr r26
42     out DDRD, r26
43
44 ; Interrupt on rising edge of INT1 pin
45     ldi r24, (1<<ISC11) | (1<<ISC10)
46     sts EICRA, r24
47
48 ; Enable the INT1 interrupt
49     ldi r24, (1<<INT1)
50     out EIMSK, r24
51
52     clr int1counter
53     sei ; Enable general flag of interrupts
54
55 loop1:
56     clr r26
57 loop2:
58     out PORTB, r26
59
60     ldi r24, LOW(DEL_NU)      ;
61     ldi r25, HIGH(DEL_NU)    ; Set delay (number of cycles)
62     rcall delay_mS           ;
63
64     inc r26
65
66     cpi r26, 16               ; compare r26 with 16
67     breq loop1
68     rjmp loop2
69
70 ; External interrupt 1 service routine
71 isr1:
72     push r24
73     push r25
74     in r24, SREG
75     push r24
76 isrloop:
77     ldi r24, (1<<INTF1)
78     out EIFR, r24
79     ldi r24, LOW(5*16)        ;
80     ldi r25, HIGH(5*16)      ; Set delay (number of cycles)
81     rcall delay_mS           ;
82     in r24, EIFR
83     sbrc r24, INTF1           ; skip next instruction if EIFR & (1<<INTF1) == 0

```

```

84     rjmp isrloop                ; don't continue until EIFR & (1<<INTF1) == 0 to avoid
↪   debouncing
85     in pin, PIND
86     sbrs pin, 5                ; skip next instruction if PB5=1 (not pressed)
87     rjmp end                  ; skip interrupt if PB5=0 (pressed)
88     inc int1counter
89     sbrc int1counter, 6         ; skip next instruction if int1counter & (1<<6) == 0
90     clr int1counter            ; reached 2^6 = 64, return to 0
91     out PORTC, int1counter
92 end:
93     pop r24
94     out SREG, r24
95     pop r25
96     pop r24
97     reti                      ; Return from interrupt
98
99 ; delay of 1000*F1+6 cycles (almost equal to 1000*F1 cycles)
100 delay_mS:
101 ; total delay of next 4 instruction group = 1+(249*4-1) = 996 cycles
102     ldi r23, 249              ; (1 cycle)
103 loop_inn:
104     dec r23                    ; 1 cycle
105     nop                       ; 1 cycle
106     brne loop_inn             ; 1 or 2 cycles
107
108     sbiw r24, 1                ; 2 cycles
109     brne delay_mS             ; 1 or 2 cycles
110
111     ret                       ; 4 cycles

```

## 0.2 Z 2.2

Γ Z 2.2, . A 16 32, . Γ  
 interrupts, INT1 INT0 . H  
 interrupt , bits PORTB ( 5 LSBs  
 bitwise AND) .

```

1 ;
2 ; Ex2_2.asm
3 ;
4 ; Created: 10/16/2024 12:58:39 PM
5 ; Author : User
6 ;
7
8 ;
9 ; Ex2_2.asm
10 ;
11 ; Created: 10/16/2024 12:53:50 PM
12 ; Author : User
13 ;
14

```

```

15 .include "m328PBdef.inc"
16
17 .equ FOSC_MHZ=16
18 .equ DEL_mS=2000
19 .equ DEL_NU=FOSC_MHZ * DEL_mS
20 .equ INT_mS=500
21 .equ INT_NU=FOSC_MHZ * INT_mS
22
23 .def DELL=r24
24 .def DELH=r25
25 .def TMP=r26
26 .def COUNTER=r27
27
28 ; ---- INTERRUPTS ----
29 .org 0x0
30     rjmp reset
31 .org 0x2
32     rjmp ISR0
33
34 ISR0:
35     push TMP                ;
36     push DELL               ; (this will be used for input)
37     push DELH               ; Save registers to stack
38     in TMP, SREG            ;
39     push TMP                ;
40     push COUNTER            ;
41
42     ; TODO: output
43     in DELL, PINB           ; Read input
44     andi DELL, 15           ; Keep 4 LSBs
45     clr TMP                 ; Initialize result
46     clr COUNTER             ; Initialize counter
47 check_bit:
48     lsr DELL
49     brcs skip_inc           ; If popped a 0, skip increasing TMP
50     inc TMP
51 skip_inc:
52     inc COUNTER
53     cpi COUNTER, 4          ; If haven't checked 4 bits, repeat
54     brne check_bit
55
56     out PORTC, TMP          ; Output
57
58     ldi DELL, low(INT_NU)   ;
59     ldi DELH, high(INT_NU)  ; Call delay
60     call delay_mS           ;
61
62     pop COUNTER             ;
63     pop TMP                 ;
64     out SREG, TMP           ;
65     pop DELH                ; restore registers from stack

```

```

66     pop DELL                ;
67     pop TMP                 ;
68
69     reti                    ; return
70
71 reset: ; configure eternal Interrupts
72     ldi TMP, (1 << ISC01) | (1 << ISC00)    ; set rising edge
73     sts EICRA, TMP                        ;
74     ldi TMP, (1 << INT0)                    ; enable INT0
75     out EIMSK, TMP                          ;
76     sei                                    ; Enable Interrupts
77
78 ; ---- MAIN CODE ----
79
80 ; init SP
81 ldi TMP, LOW(RAMEND)
82 out SPL, TMP
83 ldi TMP, HIGH(RAMEND)
84 out SPH, TMP
85
86 ; set PORTB, PORTD as INPUT
87 clr TMP
88 out DDRB, TMP
89 out DDRD, TMP
90 ; set PORTC as OUTPUT
91 ser TMP
92 out DDRC, TMP
93
94 init:
95     clr COUNTER                ; reset to 0
96 loop_:
97     out PORTC, COUNTER          ; output
98     ldi DELL, low(DEL_NU)       ;
99     ldi DELH, high(DEL_NU)      ; call delay
100    rcall delay_mS              ;
101
102    inc COUNTER                  ; increase
103
104    cpi COUNTER, 32              ; If COUNTER exceeds range
105    breq init                    ; then go to beginning
106    rjmp loop_                   ; else loop
107
108 delay_mS: ; Given procedure
109     ldi TMP, 249
110 loop_inn:
111     dec TMP
112     nop
113     brne loop_inn
114     sbiw DELL, 1
115     brne delay_mS
116     ret

```

### 0.3 Z 2.3

```

Γ Z 2.3 delay_ms 1ms. K ms
FLAG (0: LEDs, 1: PB0 , 2: LEDs PORTB )
0. T FLAG 2 INT1 . T 1 2,
500ms, 0 1, 4500ms. Θ COUNT = 4500
FLAG 0, COUNT = 500 ISR1 ,
COUNT , ( ) FLAG . T ms ,
CNT . T C _delay_ms(1) ,
flg count

```

```

1 ;
2 ; Ex2_3_asm.asm
3 ;
4 ; Created: 10/16/2024 2:28:35 PM
5 ; Author : User
6 ;
7
8 .include "m328PBdef.inc"
9
10 .equ FOSC_MHZ=16
11 .equ FLASH_MS=500
12 .equ DEL_MS=4500
13
14 .def CNT=r24 ; count number of delays that have happened
15 .def CNT_HI=r25
16 .def TMP=r26
17 .def TMP_HI=r27
18 .def FLG=r28 ; 0 --> Closed, 1 --> PB0, 2 --> All
19
20 ; ---- INTERRUPTS ----
21 .org 0x0
22     rjmp reset
23 .org 0x4
24     rjmp ISR1
25
26 ISR1:
27     push TMP
28     in TMP, SREG
29     push TMP
30
31     ldi FLG, 2
32     ldi CNT , low (FLASH_MS)
33     ldi CNT_HI, high(FLASH_MS)
34
35     pop TMP
36     out SREG, TMP
37     pop TMP
38
39     reti
40
41 ; ---- MAIN CODE ----

```

```

42 delay_mS:      ; Given procedure, altered so it runs for 1ms (no args)
43     ldi TMP, low(3999)
44     ldi TMP_HI, high(3999)
45 loop_inn:
46     sbiw TMP, 1
47     brne loop_inn
48     ret
49
50 reset: ; configure eternal Interrupts
51     ldi TMP, (1 << ISC11) | (1 << ISC10)      ; set rising edge
52     sts EICRA, TMP                          ;
53     ldi TMP, (1 << INT1)                      ; enable INT1
54     out EIMSK, TMP                          ;
55
56 ; init SP
57 ldi TMP, LOW(RAMEND)
58 out SPL, TMP
59 ldi TMP, HIGH(RAMEND)
60 out SPH, TMP
61
62 ; set PORTB as OUTPUT
63 ser TMP
64 out DDRB, TMP
65 ; out DDRC, TMP
66 ; set PORTD as INPUT
67 clr TMP
68 out DDRD, TMP
69
70 sei                      ; enable Interrupts
71
72 init:
73     clr FLG                      ;
74     ldi CNT, low(DEL_MS)          ; load 4.5s (no matter if FLG = 0 or 1)
75     ldi CNT_HI, high(DEL_MS);
76
77 loop_:
78     sei
79     cpi FLG, 1                    ; Check FLG:
80     breq one_bit                  ; if FLG == 1, open 1 bit
81     brlo no_bits                  ; else if FLG < 1, open 0 bits
82 all_bits:                         ; else open all bits
83     ser TMP
84     out PORTB, TMP
85     jmp cont
86 no_bits:
87     clr TMP
88     out PORTB, TMP
89     jmp cont
90 one_bit:
91     ldi TMP, 1
92     out PORTB, TMP

```

```

93     jmp cont
94 cont:
95     rcall delay_mS          ; run delay
96     sbiw CNT, 1             ; decrease counter
97     brne loop_             ; if counter != 0, skip FLG updates
98     dec FLG                 ; decrease flag
99     brpl foo               ; if N == 1 (FLG < 0)
100    ldi FLG, 0              ; then FLG = 0
101 foo:
102    cli
103    cpi FLG, 2
104    breq loop_
105    ldi CNT, low(DEL_MS)     ; load 4.5s (no matter if FLG = 0 or 1)
106    ldi CNT_HI, high(DEL_MS);
107    sei
108    jmp loop_

```

```

1  /*
2  * main.c
3  *
4  * Created: 10/16/2024 4:46:07 PM
5  * Author: User
6  */
7
8  #include <xc.h>
9
10 #define F_CPU 16000000UL
11 #include <avr/io.h>
12 #include <avr/interrupt.h>
13 #include <util/delay.h>
14
15 #define FLG_OFF 0
16 #define FLG_ONE 1
17 #define FLG_ALL 2
18
19 #define CNT_ALL 500
20 #define CNT_ONE 4500
21
22 int flg = FLG_OFF, count = 0;
23
24 ISR (INT1_vect)
25 {
26     flg = FLG_ALL, count = CNT_ALL;
27 }
28
29 #define max(a, b) ((a) > (b) ? (a) : (b))
30
31 int main ()
32 {
33     EICRA = (1 << ISC11) | (1 << ISC10);
34     EIMSK = 1 << INT1;

```



```

35 sei();
36
37 DDRB = 0xff; // input
38 DDRD = 0x00; // output
39
40 while (1) {
41     while (count-- > 0) {
42         PORTB = (flag == FLAG_OFF) ? 0x00 :
43             (flag == FLAG_ONE) ? 0x01 : 0xff;
44         _delay_ms(1);
45     }
46     flag = max(flag - 1, 0);
47     count = CNT_ONE;
48 }
49 }

```