

# **T20 Data Sheet**

DST20-v2.1 October 2019 www.efinixinc.com



# **Contents**

Introduction	4
Features	4
Available Package Options	
Device Core Functional Description	<b>5</b>
XLR Cell	
Logic Cell	
Embedded Memory	
Multipliers	7
Global Clock Network	8
Device Interface Functional Description	9
Interface Block Connectivity	
General-Purpose I/O Logic and Buffer	1C
Complex I/O Buffer	11
Double-Data I/O	
Clock and Control Distribution Network	
I/O Banks	
PLL	
LVDS	
LVDS TX	
LVDS RX	
MIPI	
MIPI TX	
MIPI RX	
D-PHY Timing Parameters	
Power Up Sequence DDR	
Configuration	
Supported Configuration Modes	
Mask-Programmable Memory Option	41
DC and Switching Characteristics (BGA169 and BGA256)	42
DC and Switching Characteristics (BGA324 and BGA400)	ΔΔ
LVDS I/O Electrical Specifications	
MIPI Electrical Specifications	47
ESD Performance	48
Timing Specifications	48
Configuration Timing	48
PLL Timing and AC Characteristics	50
Pinout Description	51
Efinity Software Support	54
T20 Interface Floorplans	55
Ordering Codes	57

): - :	11:-4	/
tevision	HISTOL	/56

# Introduction

The T20 FPGA features the high-density, low-power Efinix® Quantum™ architecture wrapped with an I/O interface for easy integration. With a high I/O to logic ratio and differential I/O support, T20 FPGAs supports a variety of applications that need wide I/O connectivity. The T20 also includes a MIPI D-PHY with a built-in, royalty-free CSI-2 controller, which is the most popular camera interface used in the mobile industry. Additionally, T20 FPGAs support a DDR3, LPDDR3, LPDDR2 PHY with memory controller hard IP that provides faster access to data stored in memory. The carefully tailored combination of core resources and I/O provides enhanced capability for applications such as embedded vision, voice and gesture recognition, intelligent sensor hubs, power management, and LED drivers.

# **Features**

- High-density, low-power Quantum<sup>™</sup> architecture
- Built on SMIC 40 nm process
- Low core leakage current (6.7 mA typical)
- FPGA interface blocks
  - GPIO
  - PLL
  - LVDS 800 Mbps per lane with up to 20 TX pairs and 26 RX pairs
  - MIPI DPHY with CSI-2 controller hard IP, 1.5 Gbps per lane
  - DDR3, LPDDR3, LPDDR2 x16 PHY with memory controller hard IP, 12.8 Gbps aggregate bandwidth
- Programmable high-performance I/O
  - Supports 1.8, 2.5, and 3.3 V single-ended I/O standards and interfaces
- Flexible on-chip clocking
  - 16 low-skew global clock signals can be driven from off-chip external clock signals or PLL synthesized clock signals
  - PLL support
- Flexible device configuration
  - Standard SPI interface (active, passive, and daisy chain)
  - JTAG interface
  - Optional Mask Programmable Memory (MPM) capability
- Fully supported by the Efinity® software, an RTL-to-bitstream compiler

Table 1: T20 FPGA Resources

LEs <sup>(1)</sup>	Global Clock Networks	Global Control Networks	Embedded Memory (kbits)	Embedded Memory Blocks (5 Kbits)	Embedded Multipliers
19,728	Up to 16	Up to 16	1044.48	204	36

<sup>(1)</sup> Logic capacity in equivalent LE counts.

Table 2: T20 Package-Dependent Resources

Resource	BGA169	BGA256	BGA324	BGA400
Available GPIO <sup>(2)</sup>	73	195	130	(3)
PLLs	5	5	7	(3)
LVDS	8 TX pairs 12 RX pairs	13 TX pairs 13 RX pairs	20 TX 26 RX	(3)
MIPI DPHY with CSI-2 controller (4 data lanes, 1 clock lane)	2 TX instances 2 RX instances	_	2 TX instances 2 RX instances	(3)
DDR3/LPDDR3/LPDDR2 PHY with memory controller	_	_	x16	(3)

# **Available Package Options**

Table 3: Available Packages

Package	Dimensions (mm x mm)	Pitch (mm)
169-ball FBGA	9 x 9	0.65
256-ball FBGA	13 x 13	0.8
324-ball FBGA	12 x 12	0.65
400-ball FBGA	16 x 16	0.8


# **Device Core Functional Description**

T20 FPGAs feature an eXchangeable Logic and Routing (XLR) cell that Efinix has optimized for a variety of applications. Trion® FPGAs contain three building blocks constructed from XLR cells: LEs, embedded memory blocks, and multipliers. Each FPGA in the Trion® family has a custom number of building blocks to fit specific application needs. As shown in the following figure, the FPGA includes I/O ports on all four sides, as well as columns of LEs, memory, and multipliers. A control block within the FPGA handles configuration.

<sup>(2)</sup> The LVDS I/O pins are dual-purpose. The full number of GPIO are avaiable when all LVDS I/O pins are in GPIO mode.

 $<sup>^{(3)}</sup>$  Contact Efinix for the resource information for this package.

Figure 1: T20 FPGA Block Diagram




### XLR Cell

The eXchangeable Logic and Routing (XLR) cell is the basic building block of the Quantum™ architecture. The Efinix XLR cell combines logic and routing and supports both functions interchangeably. This unique innovation greatly enhances the transistor flexibility and utilization rate, thereby reducing transistor counts and silicon area significantly.

# Logic Cell

The LE comprises a 4-input LUT or a full adder plus a register (flipflop). You can program each LUT as any combinational logic function with four inputs. You can configure multiple LEs to implement arithmetic functions such as adders, subtractors, and counters.

Figure 2: Logic Element Block Diagram



# **Embedded Memory**


The core has 5-kbit high-speed, synchronous, embedded SRAM memory blocks. Memory blocks can operate as single-port RAM, simple dual-port RAM, true dual-port RAM, FIFOs, or ROM. You can initialize the memory content during configuration. The Efinity® software includes a memory cascading feature to connect multiple blocks automatically to form a larger array. This feature enables you to instantiate deeper or wider memory modules.

The memory read and write ports have the following modes for addressing the memory (depth x width):

256 x 16	1024 x 4	4096 x 1	512 x 10
512 x 8	2048 x 2	256 x 20	1024 x 5

The read and write ports support independently configured data widths.


Figure 3: Embedded Memory Block Diagram (True Dual-Port Mode)



# Multipliers

The FPGA has high-performance multipliers that support 18 x 18 fixed-point multiplication. Each multiplier takes two signed 18-bit input operands and generates a signed 36-bit output product. The multiplier has optional registers on the input and output ports.

Figure 4: Multiplier Block Diagram




# Global Clock Network

The Quantum<sup>™</sup> core fabric supports up to 16 global clock (GCLK) signals feeding 16 prebuilt global clock networks. Global clock pins (GPIO), PLL outputs, and core-generated clocks can drive the global clock network

The global clock networks are balanced clock trees that feed all FPGA modules. Each network has dedicated clock-enable logic to save power by disabling the clock tree at the root. The logic dynamically enables/disables the network and guarantees no glitches at the output.

Figure 5: Global Clock Network



# **Device Interface Functional Description**

The device interface wraps the core and routes signals between the core and the device I/O pads through a signal interface. Because they use the flexible Quantum<sup>™</sup> architecture, devices in the Trion<sup>®</sup> family support a variety of interfaces to meet the needs of different applications.

# Interface Block Connectivity

The FPGA core fabric connects to the interface blocks through a signal interface. The interface blocks then connect to the package pins. The core connects to the interface blocks using three types of signals:

- *Input*—Input data or clock to the FPGA core
- *Output*—Output from the FPGA core
- Clock output—Clock signal from the core clock tree




Figure 6: Interface Block and Core Connectivity

GPIO blocks are a special case because they can operate in several modes. For example, in alternate mode the GPIO signal can bypass the signal interface and directly feed another interface block. So a GPIO configured as an alternate input can be used as a PLL reference clock without going through the signal interface to the core.

When designing for Trion® FPGAs, you create an RTL design for the core and also configure the interface blocks. From the perspective of the core, outputs from the core are inputs to the interface block and inputs to the core are outputs from the interface block. The Efinity netlist always shows signals from the perspective of the core, so some signals do not appear in the netlist:

- GPIO used as reference clocks are not present in the RTL design, they are only visible in the interface block configuration.
- The FPGA clock tree is connected to the interface blocks directly. Therefore, clock outputs from the core to the interface are not present in the RTL design, they are only part of the interface configuration (this includes GPIO configured as output clocks).

The following sections describe the T20 interface blocks. Signals and block diagrams are shown from the perspective of the interface, not the core.

# General-Purpose I/O Logic and Buffer

The GPIO support the 3.3 V LVTTL and 1.8 V, 2.5 V, and 3.3 V LVCMOS I/O standards. The GPIOs are grouped into banks. Each bank has its own VCCIO that sets the bank voltage for the I/O standard.

Each GPIO consists of I/O logic and an I/O buffer. I/O logic connects the core logic to the I/O buffers. I/O buffers are located at the periphery of the device.

The I/O logic comprises three register types:

- Input—Capture interface signals from the I/O before being transferred to the core logic
- Output—Register signals from the core logic before being transferred to the I/O buffers
- Output enable—Enable and disable the I/O buffers when I/O used as output

Table 4: GPIO Modes

GPIO Mode	Description
Input	Only the input path is enabled; optionally registered. If registered, the input path uses the input clock to control the registers (positively or negatively triggered).  Select the alternate input path to drive the alternate function of the GPIO. The alternate path cannot be registered.  In DDIO mode, two registers sample the data on the positive and negative edges of the input clock, creating two data streams.
Output	Only the output path is enabled; optionally registered. If registered, the output path uses the output clock to control the registers (positively or negatively triggered).  The output register can be inverted.  In DDIO mode, two registers capture the data on the positive and negative edges of the output clock, multiplexing them into one data stream.
Bidirectional	The input, output, and OE paths are enabled; optionally registered. If registered, the input clock controls the input register, the output clock controls the output and OE registers. All registers can be positively or negatively triggered. Additionally, the input and output paths can be registered independently.  The output register can be inverted.
Clock output	Clock output path is enabled.

The T20 I/O buffer supports weak pull-up mode, weak pull-down mode, and the input I/O buffer supports a Schmitt trigger mode. The output I/O buffer has four settings for programmable drive strength<sup>(4)</sup> as well as an option to enable or disable the slew rate. Turn on the **Enable Slew Rate** option in the Efinity® Interface Designer for a slow slew rate; turn the option off for a fast slew rate. When the I/O buffer is disabled, the output value is tristated.




**Note:** Refer to Table 86: Single-Ended I/O Buffer Drive Strength Characteristics on page 43 for more information.

During configuration, all GPIO pins are tristated and configured in weak pull-up mode. By default, unused GPIO pins are tristated and configured in weak pull-up mode.

<sup>(4)</sup> GPIO pins using LVDS resources do not have programmable drive strength.

### Complex I/O Buffer

Figure 7: I/O Interface Block



1. GPIO pins using LVDS resources do not have a pull-down resistor.



Note: LVDS pins configured as GPIO do not have double data I/O (DDIO).

Table 5: GPIO Signals

Signal	Direction	Description
IN[1:0]	Output	Input data from the GPIO pad to the core fabric.  INO is the normal input to the core. In DDIO mode, INO is the data captured on the positive clock edge (HI pin name in the Interface Designer) and IN1 is the data captured on the negative clock edge (LO pin name in the Interface Designer).
ALT	Output	Alternative input connection (in the Interface Designer, <b>Register Option</b> is <b>none</b> ). Alternative connections are GCLK, GCTRL, and PLLCLK.
ОUТ[1:0]	Input	Output data to GPIO pad from the core fabric. OUT0 is the normal output from the core. In DDIO mode, OUT0 is the data captured on the positive clock edge (HI pin name in the Interface Designer) and OUT1 is the data captured on the negative clock edge (LO pin name in the Interface Designer).
OE	Input	Output enable from core fabric to the I/O block. Can be registered.
OUTCLK	Input	Core clock that controls the output and OE registers. This clock is not visible in the user netlist.
INCLK	Input	Core clock that controls the input registers. This clock is not visible in the user netlist.

Table 6: GPIO Pads

Signal	Direction	Description	
Ю	Bidirectional	GPIO pad.	

#### Double-Data I/O

T20 FPGAs support double data I/O (DDIO) on certain input and output registers. In this mode, the DDIO register captures data on both positive and negative clock edges. The core receives 2 bit wide data from the interface.


In normal mode, the interface receives or sends data directly to or from the core on the positive and negative clock edges. In resync mode, the interface resynchronizes the data to pass both signals on the positive clock edge only.

Not all GPIO support DDIO; additionally, LVDS pins configured as single ended I/O do not support DDIO functionality.



**Note:** The Resource Assigner in the Efinity® Interface Designer shows which GPIO support DDIO.

Figure 8: DDIO Input Timing Waveform



In resync mode, the IN1 data captured on the falling clock edge is delayed one half clock cycle. In the Interface Designer, IN0 is the HI pin name and IN1 is the LO pin name.




Figure 9: DDIO Output Timing Waveform

In the Interface Designer, OUT0 is the HI pin name and OUT1 is the LO pin name.

### Clock and Control Distribution Network

The global clock network is distributed through the device to provide clocking for the core's LEs, memory, multipliers, and I/O blocks. Designers can access the T20 global clock network using the global clock GPIO pins, PLL outputs, and core-generated clocks. Similarly, the T20 has GPIO pins (the number varies by package) that the designer can configure as control inputs to access the high-fanout network connected to the LE's set, reset, and clock enable signals.



Learn more: Refer to the T20 Pinout for information on the location and names of these pins.

# I/O Banks

Trion FPGAs have input/output (I/O) banks for general-purpose usage. Each I/O bank has independent power pins.

The number of banks and the voltages they support vary by package.

Some I/O banks are merged at the package level by sharing VCCIO pins. The software shows merged banks with an underscore () connecting the banks in the bank name (for example, 1B\_1C means bank 1B and 1C are connected).

Table 7: I/O Banks by Package

Package	I/O Banks	Voltage (V)	Banks with DDIO Support	Merged Banks
BGA169	1A - 1E, 3A - 3E	1.8, 2.5, 3.3	1B, 1C, 1D, 3B, 3C, 3D, 3E	1B_1C_1D, 3A_3B, 3C_3D_3E
	4A, 4B	3.3	-	-
BGA256	1A - 1E, 3A - 3E	1.8, 2.5, 3.3	1B, 1C, 1D, 3B, 3C, 3D, 3E	1B_1C, 1D_1E. 3A_3B_3C, 3D_3E
	4A, 4B	3.3	-	-
BGA324	1A - 1E, 2A - 2C, 3C, 4A, 4B, TR, BR	1.8, 2.5, 3.3	1A - 1E, 3C, TR, BR	1B_1C, 1D_1E, 3C_TR_BR



Learn more: Refer to the T20 Pinout for information on the I/O bank assignments.

### **PLL**

The T20 has 5 available PLLs to synthesize clock frequencies.

You can use the PLL to compensate for clock skew/delay via external or internal feedback to meet timing requirements in advanced application. The PLL reference clock has up to four sources. You can dynamically select the PLL reference clock with the CLKSEL port. (Hold the PLL in reset when dynamically selecting the reference clock source.)


One of the PLLs can use an LVDS RX buffer to input it's reference clock.

The PLL consists of a pre-divider counter (N counter), a feedback multiplier counter (M counter), a post-divider counter (O counter), and output divider.



**Note:** Refer to T20 Interface Floorplan for the location of the PLLs on the die. Refer to Table 110: General Pinouts on page 51 for the PLL reference clock resource assignment.

Figure 10: PLL Block Diagram



The counter settings define the PLL output frequency:

Internal Feedback Mode	Local and Core Feedback Mode	Where:
$F_{PFD} = F_{IN} / N$ $F_{VCO} = F_{PFD} \times M$ $F_{OUT} = (F_{IN} \times M) / (N \times O \times C)$	$F_{PFD} = F_{IN} / N$ $F_{VCO} = (F_{PFD} \times M \times O \times C_{FBK})^{(5)}$ $F_{OUT} = (F_{IN} \times M \times C_{FBK}) / (N \times C)$	$F_{VCO}$ is the voltage control oscillator frequency $F_{OUT}$ is the output clock frequency $F_{IN}$ is the reference clock frequency $F_{PFD}$ is the phase frequency detector input frequency $F_{PFD}$ is the output divider

<sup>(5)</sup>  $(M \times O \times C_{FBK})$  must be  $\leq 255$ .



**Note:** The reference clock must be between 10 and 200 MHz. The PFD input must be between 10 and 50 MHz. The VCO frequency must be between 500 and 1,500 MHz.

Figure 11: PLL Interface Block Diagram




Table 8: PLL Signals (Interface to FPGA Fabric)

Signal	Direction	Description
CLKIN[3:0]	Input	Reference clocks driven by I/O pads or core clock tree.
CLKSEL[1:0]	Input	You can dynamically select the reference clock from one of the clock in pins.
RSTN	Input	Active-low PLL reset signal. When asserted, this signal resets the PLL; when deasserted, it enables the PLL. Connect this signal in your design to power up or reset the PLL. Assert the RSTN pin for a minimum pulse of 10 ns to reset the PLL. Assert RSTN when dynamically changing the selected PLL reference clock.
COREFBK	Input	Connect to a clock out interface pin when the the PLL feedback mode is set to core.
CLKOUT0 CLKOUT1 CLKOUT2	Output	PLL output. The designer can route these signals as input clocks to the core's GCLK network.
LOCKED	Output	Goes high when PLL achieves lock; goes low when a loss of lock is detected. Connect this signal in your design to monitor the lock status.

Table 9: PLL Settings in Efinity® Interface Designer

Parameter	Choices	Notes	
Pre Divider (N)	1 - 15 (integer)	N counter.	
Multiplier (M)	1 - 255 (integer)	M counter	
Post Divider (O)	1, 2, 4, 8	O counter.	
Divider (C)	1 to 256	Output divider.	
Phase shift (Degree)	0, 90, 180, or 270	Phase shift CLKOUT by 0, 90, 180 or 270 degrees. Requires the VCO frequency to be two times the clock out frequency.	
Mode (reference	External	PLL reference clock comes from an external pin.	
clock)	Core	PLL reference clock comes from the core.	
	Dynamic	PLL reference clock comes from an external pin or the core, and is controlled by the clock select bus.	

Parameter	Choices	Notes
Feedback Mode	Internal	PLL feedback is internal to the PLL resulting in no known phase relationship between clock in and clock out.
	Local	PLL feedback is local to the PLL. Aligns the clock out phase with clock in.
	Core	PLL feedback is from the core. The feedback clock is defined by the COREFBK connection, and must be one of the three PLL output clocks. Aligns the clock out phase with clock in and removes the core clock delay.

Table 10: PLL Reference Clock Resource Assignments

PLL	REFCLK1	REFCLK2
BR_PLL	Differential: GPIOB_CLKP0, GPIOB_CLKN0 Single Ended: GPIOB_CLKP0	GPIOR_157_PLLIN
TR_PLL0	GPIOR_76_PLLIN0	GPIOR_77_PLLIN1
TR_PLL1	GPIOR_76_PLLIN0	GPIOR_77_PLLIN1
TL_PLL0	GPIOL_74_PLLIN0	GPIOL_75_PLLIN1
TL_PLL1	GPIOL_74_PLLIN0	GPIOL_75_PLLIN1

# **LVDS**

The LVDS hard IP transmitters and receivers operate independently.

- LVDS TX consists of LVDS transmitter and serializer logic.
- LVDS RX consists of LVDS receiver, on-die termination, and de-serializer logic.

The T20 has one PLL for use with the LVDS receiver.



**Note:** You can use the LVDS TX and LVDS RX channels as 3.3 V single-ended GPIO pins, which support a weak pull-up but do not support a Schmitt trigger or variable drive strength. When using LVDS as GPIO, make sure to leave at least 2 pairs of unassigned LVDS pins between any GPIO and LVDS pins in the same bank. This separation reduces noise. The Efinity software issues an error if you do not leave this separation.

The LVDS hard IP has these features:

- Dedicated LVDS TX and RX channels (the number of channels is package dependent), and one dedicated LVDS RX clock
- Up to 800 Mbps for LVDS data transmit or receive
- Supported serialization and deserialization factors: 8:1, 7:1, 6:1, 5:1, 4:1, 3:1, and 2:1
- 1:1 mode to bypass the serializer or deserializer
- Source synchronous clock output edge-aligned with data for LVDS transmitter and receiver
- 100  $\Omega$  on-die termination resistor for the LVDS receiver

#### LVDS TX

Figure 12: LVDS TX Interface Block Diagram




Table 11: LVDS TX Signals (Interface to FPGA Fabric)

Signal	Direction	Notes
OUT[ <i>n</i> -1:0]	Input	Parallel output data where <i>n</i> is the serialization factor.  A width of 1 bypasses the serializer.
OE	Input	LVDS output enable, available in simple buffer (x1) mode. Unused by default.
FASTCLK	Input	Fast clock to serialize the data to the LVDS pads.
SLOWCLK	Input	Slow clock to latch the incoming data from the core.
RST	Input	Reset the serializer. Unused by default.

Table 12: LVDS TX Pads

Pad	Direction	Description
TXP	Output	Differential P pad.
TXN	Output	Differential N pad.

The following waveform shows the relationship between the fast clock, slow clock, TX data going to the pad, and byte-aligned data from the core.

Figure 13: LVDS Timing Example Serialization Width of 8




Table 13: LVDS TX Settings in Efinity® Interface Designer

Parameters	Choices	Notes	
Mode	serial data output or reference clock output	serial data output—Simple output buffer or serialized output. reference clock output—Use the transmitter as a clock output.	
Serialization Width	1, 2, 3, 4, 5, 6, 7, or 8	In x1 mode the serializer is bypassed and the LVDS buffer is used as a normal output.	
Reduce VOD Swing	True or False	When true, enables reduced output swing (similar to slow slew rate).	
Output Load	1, 3, 5, or 7	Output load in pF.	

### LVDS RX

Figure 14: LVDS RX Interface Block Diagram




Table 14: LVDS RX Signals (Interface to FPGA Fabric)


Signal	Direction	Notes
IN[ <i>n</i> -1:0]	Output	Parallel input data where <i>n</i> is the de-serialization factor.  A width of 1 bypasses the deserializer.
ALT	Output	Alternative input, only available for an LVDS RX resource in bypass mode (deserialization width is 1; alternate connection type). Alternative connections are PLLCLK and PLLFBK.
FASTCLK	Input	Fast clock to de-serialize the data from the LVDS pads.
SLOWCLK	Input	Slow clock to latch the incoming data to the core.
RST	Input	Reset the de-serializer. Unused by default.

Table 15: LVDS RX Pads

Pad	Direction	Description
RXP	Input	Differential P pad.
RXN	Input	Differential N pad.

The following waveform shows the relationship between the fast clock, slow clock, RX data coming in from the pad, and byte-aligned data to the core.

Figure 15: LVDS RX Timing Example Serialization Width of 8



IN is byte-aligned data passed to the core on the rising edge of SLOWCLK.

Table 16: LVDS RX Settings in Efinity® Interface Designer

Parameter	Choices	Notes		
Connection Type	normal or alternate	alternate—Use the alternate function of the LVDS RX resource (such as a PLL reference clock). Also choose de-serialization width of 1. normal—Regular RX function.		
Deserialization	1, 2, 3, 4, 5, 6, 7, or 8	In x1 mode the de-serializer is bypassed and the LVDS buffer is used as a normal input.		
Enable On-Die Termination	True or False	When true, enables an on-die 100-ohm resistor.		

### **MIPI**

The MIPI CSI-2 interface is the most widely used camera interface for mobile. (6). You can use this interface to build single- or multi-camera designs for a variety of applications.

T20 FPGAs include two hardened MIPI D-PHY blocks (4 data lanes and 1 clock lane) with MIPI CSI-2 IP blocks. The MIPI RX and MIPI TX can operate independently with dedicated I/O banks.



**Note**: The MIPI D-PHY and CSI-2 controller are hard blocks; users cannot bypass the CSI-2 controller to access the D-PHY directly for non-CSI-2 applications.

The MIPI TX/RX interface supports the MIPI CSI-2 specification v1.3 and the MIPI D-PHY specification v1.1. It has the following features:


- Programmable data lane configuration supporting 1, 2, or 4 lanes
- High-speed mode supports up to 1.5 Gbps data rates per lane
- Operates in continuous and non-continuous clock modes
- 64 bit pixel interface for cameras
- Supports Ultra-Low Power State (ULPS)
  - Low-power mode supports 10 Mbps per lane

Table 17: MIPI Supported Data Types

Supported Data Type	Format	
RAW	RAW6, RAW7, RAW8, RAW10, RAW12, RAW14	
YUV	YUV420 8-bit (legacy), YUV420 8-bit, YUV420 10-bit, YUV420 8-bit (CSPS), YUV420 10-bit (CSPS), YUV422 8-bit, YUV422 10-bit	
RGB	RGB444, RGB555, RGB565, RGB666, RGB888	
User Defined	8 bit format	

With more than one MIPI TX and RX blocks, Trion® FPGAs support a variety of video applications.

Figure 16: MIPI Example System




<sup>(6)</sup> Source: MIPI Alliance https://www.mipi.org/specifications/csi-2

#### MIPI TX

The MIPI TX is a transmitter interface that translates video data from the Trion® core into packetized data sent over the HSSI interface to the board. Five high-speed differential pin pairs (four data, one clock), each of which represent a lane, connect to the board. Control and video signals connect from the MIPI interface to the core.

Figure 17: MIPI TX x4 Block Diagram



The control signals determine the clocking and how many transceiver lanes are used. All control signals are required except the two reset signals. The reset signals are optional, however, you must use both signals or neither.

The MIPI block requires an escape clock (ESC\_CLK) for use when the MIPI interface is in escape (low-power) mode, which runs between 11 and 20 MHz.

The video signals receive the video data from the core. The MIPI interface block encodes is and sends it out through the MIPI D-PHY lanes.

The REF\_CLK signal is a reference clock for the internal MIPI TX PLL used to generate the transmitted data. The FPGA has a dedicated GPIO resource (MREFCLK) that you must configure to provide the reference clock. All of the MIPI TX blocks share this resource.

Figure 18: MIPI TX Interface Block Diagram




Table 18: MIPI TX Control Signals (Interface to FPGA Fabric)

Signal	Direction	Clock Domain	Description
REF_CLK	Input	N/A	TX PLL reference clock. The frequency is set using Interface Designer configuration options. The software automatically assigns the GPIO resource (MREFCLK); the same resource is used for all MIPI TX instances.
PIXEL_CLK	Input	N/A	Clock used for transferring data from the core to the MIPI TX block. The frequency is based on the number of lanes and video format.
ESC_CLK	Input	N/A	Slow clock for escape mode (11 - 20 MHz).
DPHY_RSTN	Input	N/A	(Optional) Reset for the D-PHY logic, active low. Reset with the controller.
RSTN	Input	N/A	(Optional) Reset for the CSI-2 controller logic, active low. Should be reset with the PHY.
LANES[1:0]	Input	PIXEL_CLK	Determines the number of lanes enabled. Can only be changed during reset. 00: lane 0 01: lanes 0 and 1 11: all lanes

Table 19: MIPI TX Video Signals (Interface to FPGA Fabric)

Signal	Direction	Clock Domain	Description
VSYNC	Input	PIXEL_CLK	Vertical sync.
HSYNC	Input	PIXEL_CLK	Horizontal sync.
VALID	Input	PIXEL_CLK	Valid signal.
HRES[15:0]	Input	PIXEL_CLK	Horizontal resolution. Can only be changed during line blanking.
DATA[63:0]	Input	PIXEL_CLK	Video data; the format depends on the data type. New data arrives on every pixel clock.
TYPE[5:0]	Input	PIXEL_CLK	Video data type. Can only be changed during line blanking.
FRAME_MODE	Input	PIXEL_CLK	O: general frame 1: accurate frame Can only be changed during reset.
VC[1:0]	Input	PIXEL_CLK	Virtual channel (VC). Can only be changed during frame blanking.
ULPS_CLK_ENTER	Input	PIXEL_CLK	Place the clock lane into ULPS mode.
ULPS_CLK_EXIT	Input	PIXEL_CLK	Remove clock lane from ULPS mode.
ULPS_ENTER[3:0]	Input	PIXEL_CLK	Place the data lane into ULPS mode. Should not be active at the same time as ULPS_EXIT[3:0].
ULPS_EXIT[3:0]	Input	PIXEL_CLK	Remove the data lane from ULPS mode. Should not be active at the same time as ULPS_ENTER[3:0].

Table 20: MIPI TX Pads

Pad	Direction	Description
TXDP[4:0]	Output	MIPI transceiver P pads.
TXDN[4:0]	Output	MIPI transceiver N pads.

Table 21: MIPI TX Settings in Efinity® Interface Designer

Tab	Parameter	Choices	Notes
Base	PHY Frequency (MHz)	80.00 - 1500.00	Choose one of the possible PHY frequency values.
	Frequency (reference clock)	6, 12, 19.2, 25, 26, 27, 38.4, or 52 MHz	Reference clock frequency.
	Enable Continuous PHY Clocking	On or Off	Turns continuous clock mode on or off.
Control	Escape Clock Pin Name	User defined	
	Invert Escape Clock	On or Off	
	Pixel Clock Pin Name	User defined	
	Invert Pixel Clock	On or Off	
Lane Mapping	TXD0, TXD1, TXD2, TXD3, TXD4	clk, data0, data1, data2, or data3	Map the physical lane to a clock or data lane.
	Clock Timer	,	
Timing	T <sub>CLK-POST</sub> T <sub>CLK-TRAIL</sub> T <sub>CLK-PREPARE</sub> T <sub>CLK-ZERO</sub>	Varies depending on the PHY frequency	Changes the MIPI transmitter timing parameters per the DPHY specification. Refer to D-PHY Timing Parameters on page 33.
	Escape Clock Frequency (MHz)	User defined	Specify a number between 11 and 20 MHz.
	T <sub>CLK-PRE</sub>	Varies depending on the escape clock frequency	Changes the MIPI transmitter timing parameters per the DPHY specification. Refer to D-PHY Timing Parameters on page 33.
	Data Timer		
	T <sub>HS-PREPARE</sub> THS-ZERO THS-PTRAIL	Varies depending on the PHY frequency	Changes the MIPI transmitter timing parameters per the DPHY specification. Refer to D-PHY Timing Parameters on page 33.

# MIPI TX Video Data TYPE[5:0] Settings

The video data type can only be changed during frame blanking.

Table 22: MIPI TX TYPE[5:0]

TYPE[5:0]	Data Type	Pixel Data Bits per Pixel Clock	Pixels per Clock	Bits per Pixel	Maximum Data Pixels per Line
0x20	RGB444	48	4	12	2,880
0x21	RGB555	60	4	15	2,880
0x22	RGB565	64	4	16	2,880
0x23	RGB666	54	3	18	2,556
0x24	RGB888	48	2	24	1,920

TYPE[5:0]	Data Type	Pixel Data Bits per Pixel Clock	Pixels per Clock	Bits per Pixel	Maximum Data Pixels per Line
0x28	RAW6	60	10	6	7,680
0x29	RAW7	56	8	7	6,576
0x2A	RAW8	64	8	8	5,760
0x2B	RAW10	60	6	10	4,032
0x2C	RAW12	60	5	12	3,840
0x2D	RAW14	56	4	14	3,288
0x18	YUV420 8 bit	Odd line: 64 Even line: 64	Odd line: 8 Even line: 4	Odd line: 8 Even line: 16	1,920
0x19	YUV420 10 bit	Odd line: 60 Even line: 40	Odd line: 6 Even line: 2	Odd line: 10 Even line: 20	1,920
0x1A	Legacy YUV420 8 bit	48	4	12	3,840
0x1C	YUV420 8 bit (CSPS)	Odd line: 64 Even line: 64	Odd line: 8 Even line: 4	Odd line: 8 Even line: 16	1,920
0x1D	YUV420 10 bit (CSPS)	Odd line: 60 Even line: 40	Odd line: 6 Even line: 2	Odd line: 10 Even line: 20	1,920
0x1E	YUV422 8 bit	64	4	16	2,880
0x1F	YUV422 10 bit	40	2	20	2,304
0x30 - 37	User defined 8 bit	64			5,760

# MIPI TX Video Data DATA[63:0] Formats

The format depends on the data type. New data arrives on every pixel clock.

Table 23: RAW6 (10 Pixels per Clock)

63	60	59 5	54 53	48 47	12 41 36	35 30	29 24	23 18	17 12	11 6	5 0
	0	Pixel 10	Pixel 9	Pixel 8	Pixel 6	Pixel 6	Pixel 5	Pixel 4	Pixel 3	Pixel 2	Pixel 1

Table 24: RAW7 (8 Pixels per Clock)

63 56	55 49	48 42	41 35	34 28	27 21	20 14	13 7	6 0
0	Pixel 8	Pixel 7	Pixel 6	Pixel 5	Pixel 4	Pixel 3	Pixel 2	Pixel 1

Table 25: RAW8 and User Defined (8 Pixels per Clock)

63	54 53	48 47 4	0 39 32	2 31 24	1 23 16	15 8	7 0
Pixel 8	Pixel 7	Pixel 6	Pixel 5	Pixel 4	Pixel 3	Pixel 2	Pixel 1

Table 26: RAW10 (6 Pixels per Clock)

63 60	59 50	49 40	39 30	29 20	19 10	9 0
0	Pixel 6	Pixel 5	Pixel 4	Pixel 3	Pixel 2	Pixel 1

Table 27: RAW12 (5 Pixels per Clock)

63	60	59 48	47 36	35 24	23 12	11 0
	0	Pixel 5	Pixel 4	Pixel 3	Pixel 2	Pixel 1

#### Table 28: RAW14 (4 Pixels per Clock)

63 56	55 42	41 28	27 14	13 0
0	Pixel 4	Pixel 3	Pixel 2	Pixel 1

#### Table 29: RGB444 (4 Pixels per Clock)

63 48	3 47 36	35 24	23 12	11 0
0	Pixel 4	Pixel 3	Pixel 2	Pixel 1

#### Table 30: RGB555 (4 Pixels per Clock)

63 60	59	45 44 30 2		14 0
0	Pixel 4	Pixel 3	Pixel 2	Pixel 1

#### Table 31: RGB565 (4 Pixels per Clock)

63 48	47 32	31 16	6 15 0	
Pixel 4	Pixel 3	Pixel 2	Pixel 1	

#### Table 32: RGB666 (3 Pixels per Clock)

63 54	53 36	6 35 18	17 0
0	Pixel 3	Pixel 2	Pixel 1

#### Table 33: RGB888 (2 Pixels per Clock)

63 48	47 24	23 0
0	Pixel 2	Pixel 1

#### Table 34: YUV420 8 bit Odd Line (8 Pixels per Clock)

63 56	55 48	47 40	39 32	31 24	23 16	15 8	7 O	
Pixel 8	Pixel 7	Pixel 6	Pixel 5	Pixel 4	Pixel 3	Pixel 2	Pixel 1	

#### Table 35: YUV420 8 bit Even Line (4 Pixels per Clock)

63 48	47 32	31 24 23	16 15	0
Pixel 4	Pixel 3	Pixel 2		Pixel 1

#### Table 36: Legacy YUV420 8 bit (4 Pixels per Clock)

6	3 48	47 36	35 24	23 12	11 0
	0	Pixel 4	Pixel 3	Pixel 2	Pixel 1

#### Table 37: YUV420 10 bit Odd Line (6 Pixels per Clock)

63	60 5	59 50	49 40	39 30	29 20	19 10	9 0
C	)	Pixel 6	Pixel 5	Pixel 4	Pixel 3	Pixel 2	Pixel 1

#### Table 38: YUV420 10 bit Even Line (2 Pixels per Clock)

6	3 40	39 20	19 0
	0	Pixel 2	Pixel 1

Table 39: YUV422 8 bit (4 Pixels per Clock)

63	48	47 32	31 16	15 0
	Pixel 4	Pixel 3	Pixel 2	Pixel 1


Table 40: YUV422 10 bit (2 Pixels per Clock)

63 40	39 20	19 0
0	Pixel 2	Pixel 1

#### MIPI RX

The MIPI RX is a receiver interface that translates HSSI signals from the board to video data in the Trion® core. Five high-speed differential pin pairs (one clock, four data), each of which represent a lane, connect to the board. Control, video, and status signals connect from the MIPI interface to the core.

Figure 19: MIPI RX x4 Block Diagram



The control signals determine the clocking, how many transceiver lanes are used, and how many virtual channels are enabled. All control signals are required except the two reset signals. The reset signals are optional, however, you must use both signals or neither.

The video signals send the decoded video data to the core. All video signals must fully support the MIPI standard.

The status signals provide optional status and error information about the MIPI RX interface operation.

Figure 20: MIPI RX Interface Block Diagram




Table 41: MIPI RX Control Signals (Interface to FPGA Fabric)

Signal	Direction	Clock Domain	Notes
CAL_CLK	Input	N/A	Used for D-PHY calibration; must be between 80 and 120 MHz.
PIXEL_CLK	Input	N/A	Clock used for transferring data to the core from the MIPI RX block. The frequency based on the number of lanes and video format.
DPHY_RSTN	Input	N/A	(Optional) Reset for the D-PHY logic, active low. Must be used if RSTN is used.
RSTN	Input	N/A	(Optional) Reset for the CSI-2 controller logic, active low. Must be used if DPHY_RSTN is used.
VC_ENA[3:0]	Input	PIXEL_CLK	Enables different VC channels by setting their index high.
LANES[1:0]	Input	PIXEL_CLK	Determines the number of lanes enabled: 00: lane 0 01: lanes 0 and 1 11: all lanes Can only be set during reset.

Table 42: MIPI RX Video Signals (Interface to FPGA Fabric)

Signal	Direction	Clock Domain	Notes
VSYNC[3:0]	Output	PIXEL_CLK	Vsync bus. High if vsync is active for this VC.
HSYNC[3:0]	Output	PIXEL_CLK	Hsync bus. High if hsync is active for this VC
VALID	Output	PIXEL_CLK	Valid signal.
CNT[3:0]	Output	PIXEL_CLK	Number of valid pixels contained in the pixel data.
DATA[63:0]	Output	PIXEL_CLK	Video data, format depends on data type. New data every pixel clock.
TYPE[5:0]	Output	PIXEL_CLK	Video data type.
VC[1:0]	Output	PIXEL_CLK	Virtual channel (VC).

Table 43: MIPI RX Status Signals (Interface to FPGA Fabric)

Signal	Direction	Signal Interface	Clock Domain	Notes
ERROR[17:0]	Output	IN	PIXEL_CLK	Error bus register. Refer to Table 44: MIPI RX Error Signals (ERROR[17:0]) on page 29 for details.
CLEAR	Input	OUT	PIXEL_CLK	Reset the error registers.
ULPS_CLK	Output	IN	PIXEL_CLK	High when the clock lane is in the Ultra-Low-Power State (ULPS).
ULPS[3:0]	Output	IN	PIXEL_CLK	High when the lane is in the ULPS mode.

Table 44: MIPI RX Error Signals (ERROR[17:0])

Bit	Name	Description
0	ERR_ESC	Escape Entry Error. Asserted when an unrecognized escape entry command is received.
1	CRC_ERROR_VC0	CRC Error VC0. Set to 1 when a checksum error occurs.
2	CRC_ERROR_VC1	CRC Error VC1. Set to 1 when a checksum error occurs.
3	CRC_ERROR_VC2	CRC Error VC2. Set to 1 when a checksum error occurs.
4	CRC_ERROR_VC3	CRC Error VC3. Set to 1 when a checksum error occurs.
5	HS_RX_TIMEOUT_ERR	HS RX Timeout Error. The protocol should time out when no EoT is received within a certain period in HS RX mode.
6	ECC_1BIT_ERROR	ECC Single Bit Error. Set to 1 when there is a single bit error.
7	ECC_2BIT_ERROR	ECC 2 Bit Error. Set to 1 if there is a 2 bit error in the packet.
8	ECCBIT_ERROR	ECC Error. Asserted when an error exists in the ECC.
9	ECC_NO_ERROR	ECC No Error. Asserted when an ECC is computed with a result zero. This bit is high when the receiver is receiving data correctly.
10	FRAME_SYNC_ERROR	Frame Sync Error. Asserted when a frame end is not paired with a frame start on the same virtual channel.
11	INVLD_PKT_LEN	Invalid Packet Length. Set to 1 if there is an invalid packet length.
12	INVLD_VC	Invalid VC ID. Set to 1 if there is an invalid CSI VC ID.
13	INVALID_DATA_TYPE	Invalid Data Type. Set to 1 if the received data is invalid.
14	ERR_FRAME	Error In Frame. Asserted when VSYNC END received when CRC error is present in the data packet.
15	CONTROL_ERR	Control Error. Asserted when an incorrect line state sequence is detected.
16	SOT_ERR	Start-of-Transmission (SoT) Error. Corrupted high-speed SoT leader sequence while proper synchronization can still be achieved.
17	SOT_SYNC_ERR	SoT Synchronization Error. Corrupted high-speed SoT leader sequence while proper synchronization cannot be expected.

Table 45: MIPI RX Pads

Pad	Direction	Description
RXDP[4:0]	Output	MIPI transceiver P pads.
RXDN[4:0]	Output	MIPI transceiver N pads.

Table 46: MIPI RX Settings in Efinity® Interface Designer

Tab	Parameter	Choices	Notes
Control	DPHY Calibration Clock Pin Name	User defined	
	Invert DPHY Calibration Clock	On or Off	
	Pixel Clock Pin Name	User defined	
	Invert Pixel Clock	On or Off	
Status	Enable Status	On or Off	Indicate whether you want to use the status pins.
Lane Mapping	RXD0, RXD1, RXD2, RXD3, RXD4	clk, data0, data1, data2, or data3	Map the physical lane to a clock or data lane.
	Swap P&N Pin	On or Off	Reverse the P and N pins for the physical lane.
Timing	Calibration Clock Freq (MHz)	User defined	Specify a number between 80 and 120 MHz.
	Clock Timer (T <sub>CLK</sub> - SETTLE)	40 - 2,590 ns	Changes the MIPI receiver timing parameters per the DPHY specification. Refer to D-PHY Timing Parameters on page 33.
	Data Timer (T <sub>HS</sub> - SETTLE)	40 - 2,590 ns	Changes the MIPI receiver timing parameters per the DPHY specification. Refer to D-PHY Timing Parameters on page 33.

### MIPI RX Video Data TYPE[5:0] Settings

The video data type can only be changed during frame blanking.

Table 47: MIPI RX TYPE[5:0]

TYPE[5:0]	Data Type	Pixel Data Bits per Pixel Clock	Pixels per Clock	Bits per Pixel	Maximum Data Pixels per Line
0x20	RGB444	48	4	12	2,880
0x21	RGB555	60	4	15	2,880
0x22	RGB565	64	4	16	2,880
0x23	RGB666	54	3	18	2,556
0x24	RGB888	48	2	24	1,920
0x28	RAW6	48	8	6	7,680
0x29	RAW7	56	8	7	6,576
0x2A	RAW8	64	8	8	5,760
0x2B	RAW10	40	4	10	4,032
0x2C	RAW12	48	4	12	3,840
0x2D	RAW14	56	4	14	3,288
0x18	YUV420 8 bit	Odd line: 64 Even line: 64	Odd line: 8 Even line: 4	Odd line: 8 Even line: 16	1,920
0x19	YUV420 10 bit	Odd line: 40 Even line: 40	Odd line: 4 Even line: 2	Odd line: 10 Even line: 20	1,920

TYPE[5:0]	Data Type	Pixel Data Bits per Pixel Clock	Pixels per Clock	Bits per Pixel	Maximum Data Pixels per Line
0x1A	Legacy YUV420 8 bit	48	4	12	3,840
0x1C	YUV420 8 bit (CSPS)	Odd line: 64 Even line: 64	Odd line: 8 Even line: 4	Odd line: 8 Even line: 16	1,920
0x1D	YUV420 10 bit (CSPS)	Odd line: 40 Even line: 40	Odd line: 4 Even line: 2	Odd line: 10 Even line: 20	1,920
0x1E	YUV422 8 bit	64	4	16	2,880
0x1F	YUV422 10 bit	40	2	20	2,304
0x30 - 37	User defined 8 bit	64			5,760

### MIPI RX Video Data DATA[63:0] Formats

The format depends on the data type. New data arrives on every pixel clock.

#### Table 48: RAW6 (8 Pixels per Clock)

63	4	8 47 42	41 36	35 30	29 24	23 18	17 12	11 6	5 0
	0	Pixel 8	Pixel 7	Pixel 6	Pixel 5	Pixel 4	Pixel 3	Pixel 2	Pixel 1

#### Table 49: RAW7 (8 Pixels per Clock)

63 56	55 49	9 48 42	41 35	34 28	27 21	20 14	13 7	6 0	
0	Pixel 8	Pixel 7	Pixel 6	Pixel 5	Pixel 4	Pixel 3	Pixel 2	Pixel 1	

#### Table 50: RAW8 (8 Pixels per Clock)

63 56	55 48	47 40	39 32	31 24	23 16	15 8	7 0	
Pixel 8	Pixel 7	Pixel 6	Pixel 5	Pixel 4	Pixel 3	Pixel 2	Pixel 1	

#### Table 51: RAW10 (4 Pixels per Clock)

63 40	39 30	29 20	19 10	9 0	
0	Pixel 4	Pixel 3	Pixel 2	Pixel 1	

#### Table 52: RAW12 (4 Pixels per Clock)

63 48	47 36	35 24	23 12	11 0
0	Pixel 4	Pixel 3	Pixel 2	Pixel 1

#### Table 53: RAW14 (4 Pixels per Clock)

63 56	55 42	41 28	27 14	13 0
0	Pixel 4	Pixel 3	Pixel 2	Pixel 1

#### Table 54: RGB444 (4 Pixels per Clock)

63 48	47 36	35 24	23 12	11 0	
0	Pixel 4	Pixel 3	Pixel 2	Pixel 1	

#### Table 55: RGB555 (4 Pixels per Clock)

63	60 59	45	44 30	29 15	5 14 0
		Pixel 4	Pixel 3	Pixel 2	Pixel 1

#### Table 56: RGB565 (4 Pixels per Clock)

63 48	47 32	31 16	15 0
Pixel 4	Pixel 3	Pixel 2	Pixel 1

#### Table 57: RGB666 (3 Pixels per Clock)

63 54	53 36	35 18	17 0
0	Pixel 3	Pixel 2	Pixel 1

#### Table 58: RGB888 (2 Pixels per Clock)

63 48	24	23 0
0	Pixel 2	Pixel 1

#### Table 59: YUV420 8 bit Odd Line (8 Pixels per Clock)

63	56	55 48	47 40	39 32	31 24	16	15 8	7 0
	Pixel 8	Pixel 7	Pixel 6	Pixel 5	Pixel 4	Pixel 3	Pixel 2	Pixel 1

#### Table 60: YUV420 8 bit Even Line (4 Pixels per Clock)

63 48	47 32	31 16	15 0
Pixel 4	Pixel 3	Pixel 2	Pixel 1

#### Table 61: Legacy YUV420 8 bit (4 Pixels per Clock)

63 48	47 36	35 24		11 0
0	Pixel 4	Pixel 3	Pixel 2	Pixel 1

#### Table 62: YUV420 10 bit Odd Line (4 Pixels per Clock)

63	40 39	30 2	9 20		9 0
0	Pixel 4		Pixel 3	Pixel 2	Pixel 1

#### Table 63: YUV420 10 bit Even Line (2 Pixels per Clock)



#### Table 64: YUV422 8 bit (4 Pixels per Clock)

63 48	47 32	31 16	15 0
Pixel 4	Pixel 3	Pixel 2	Pixel 1


#### Table 65: YUV422 10 bit (2 Pixels per Clock)

63 40	39 20	0 19 0	
0	Pixel 2	Pixel 1	

## **D-PHY Timing Parameters**


In the Efinity Interface Designer, you set the timing parameters to correspond to the specifications of your hardware.

Figure 21: High-Speed Data Transmission in Bursts Waveform



#### Note:

Figure 22: Switching the Clock Lane between Clock Transmission and Low Power Mode Waveform



To enter high-speed mode, the D-PHY goes through states LP-11, LP-01, and LP-00. The D-PHY generates LP-11 to exit high-speed mode.


# Power Up Sequence

The MIPI block has four power supplies:

- VCC—Digital supply voltage
- VCC25A\_MIPI—2.5 V analog supply voltage
- VCC12A\_MIPI\_TX—1.2 V analog voltage supply to the MIPI TX
- VCC12A\_MIPI\_RX—1.2 V analog voltage supplies to the MIPI RX

When powering up the FPGA, VCC should power up and stabilize before the MIPI analog supplies power up.

Figure 23: MIPI Power Up Sequence



### **DDR**

T20 FPGAs have a x16 DDR PHY interface supporting DDR3, DDR3L, DDR3U, LPDDR3, and LPDDR2 as well as a memory controller hard IP block. The DDR PHY supports data rates up to 800 Mbps per lane. The memory controller provides two 128 bit AXI buses to communicate with the FPGA core.



**Note**: The DDR PHY and controller are hard blocks; you cannot bypass the DDR memory controller to access the PHY directly for non-DDR memory controller applications.

The DDR block supports an I<sup>2</sup>C calibration bus that can read/write the DDR configuration registers. You can use this bus to fine tune the DDR PHY for high performance.

Figure 24: DDR Block Diagram





Figure 25: DDR Interface Block Diagram





**Note:** Although the PLL reference clock can be driven by I/O pads or the core clock tree, Efinix recommends using an I/O pad. The clock tree may induce additional jitter and degrade the DDR performance. Refer to PLL on page 15 for more information about the PLL block.

Table 66: DDR Performance

DDR Interface	Voltage (V)	Data Rate (Mbps) per Lane
DDR3 DDR3L DDR3U	1.5 1.35 1.25	800
LPDDR3	1.2	800
LPDDR2	1.2	400, 533, 667, 800

Table 67: PHY Signals (Interface to FPGA Fabric)

Signal	Direction	Clock Domain	Description
CLKIN	Input	N/A	High-speed clock to drive the DDR PHY. A PLL must generate this clock. The clock runs at half of the PHY data rate (for example, 800 Mbps requires a 400 MHz clock).

Table 68: AXI Gobal Signals (Interface to FPGA Fabric)

Signal <sup>(7)</sup>	Direction	Clock Domain	Description
ACLK_x	Input	N/A	AXI clock inputs.

Table 69: AXI Shared Read/Write Signals (Interface to FPGA Fabric)

Signal <sup>(7)</sup>	Direction	Clock Domain	Description
AADDR_x[31:0]	Input	ACLK_x	Address. ATYPE defines whether it is a read or write address. It gives the address of the first transfer in a burst transaction.

 $<sup>^{(7)}</sup>$  x represents the AXI target, 0 or 1.

Signal <sup>(7)</sup>	Direction	Clock Domain	Description
ABURST_x[1:0]	Input	ACLK_x	Burst type. The burst type and the size determine how the address for each transfer within the burst is calculated.
AID_x[7:0]	Input	ACLK_x	Address ID. This signal identifies the group of address signals.  Depends on ATYPE, the ID can be for a read or write address group.
ALEN_x[7:0]	Input	ACLK_x	Burst length. This signal indicates the number of transfers in a burst.
ALOCK_x[1:0]	Input	ACLK_x	Lock type. This signal provides additional information about the atomic characteristics of the transfer.
AREADY_x	Output	ACLK_x	Address ready. This signal indicates that the slave is ready to accept an address and associated control signals.
ASIZE_x[2:0]	Input	ACLK_x	Burst size. This signal indicates the size of each transfer in the burst.
ATYPE_x	Input	ACLK_x	This signal distinguishes whether is it is a read or write operation.  0 = read and 1 = write.
AVALID_X	Input	ACLK_x	Address valid. This signal indicates that the channel is signaling valid address and control information.

Table 70: AXI Write Response Channel Signals (Interface to FPGA Fabric)

Signal <sup>(7)</sup>	Direction	Clock Domain	Description
BID_x[7:0]	Output	ACLK_x	Response ID tag. This signal is the ID tag of the write response.
BREADY_x	Input	ACLK_x	Response ready. This signal indicates that the master can accept a write response.
BVALID_x	Output	ACLK_x	Write response valid. This signal indicates that the channel is signaling a valid write response.

#### Table 71: AXI Read Data Channel Signals (Interface to FPGA Fabric)

Signal <sup>(7)</sup>	Direction	Clock Domain	Description
RDATA_x[127:0]	Output	ACLK_x	Read data.
RID_x[7:0]	Output	ACLK_x	Read ID tag. This signal is the identification tag for the read data group of signals generated by the slave.
RLAST_x	Output	ACLK_x	Read last. This signal indicates the last transfer in a read burst.
RREADY_x	Input	ACLK_x	Read ready. This signal indicates that the master can accept the read data and response information.
RRESP_x[1:0]	Output	ACLK_x	Read response. This signal indicates the status of the read transfer.
RVALID_x	Output	ACLK_x	Read valid. This signal indicates that the channel is signaling the required read data.

#### Table 72: AXI Write Data Channel Signals (Interface to FPGA Fabric)

Signal <sup>(7)</sup>	Direction	Clock Domain	Description
WDATA_x[127:0]	Input	ACLK_x	Write data.
WID_x[7:0]	Input	ACLK_x	Write ID tag. This signal is the ID tag of the write data transfer.

Signal <sup>(7)</sup>	Direction	Clock Domain	Description
WLAST_x	Input	ACLK_x	Write last. This signal indicates the last transfer in a write burst.
WREADY_x	Output	ACLK_x	Write ready. This signal indicates that the slave can accept the write data.
WSTRB_x[15:0]	Input	ACLK_x	Write strobes. This signal indicates which byte lanes hold valid data. There is one write strobe bit for each eight bits of the write data bus.
WVALID_x	Input	ACLK_x	Write valid. This signal indicates that valid write data and strobes are available.

#### Table 73: DDR Configuration Signals

Signal	Direction	Clock Domain	Description
CFG_SCL_IN	Input	N/A	SCL input.
CFG_SDA_IN	Input	N/A	SDA input.
CFG_SDA_OUT	Output	N/A	SDA output.

#### Table 74: DDR Pads

Signal	Direction	Description
DDR_A[15:0]	Output	Address signals to the memories.
DDR_BA[2:0]	Output	Bank signals to/from the memories.
DDR_CAS_N	Output	Active-low column address strobe signal to the memories.
DDR_CKE	Output	Active-high clock enable signals to the memories.
DDR_CK	Output	Active-high clock signals to/from the memories. The clock to the memories and to the memory controller must be the same clock frequency and phase.
DDR_CK_N	Output	Active-low clock signals to/from the memories. The clock to the memories and to the memory controller must be the same clock frequency and phase.
DDR_CS_N	Output	Active-low chip select signals to the memories.
DDR_DQ[n:0]	Bidirectional	Data bus to/from the memories. For writes, the pad drives these signals. For reads, the memory drives these signals. These signals are connected to the DQ inputs on the memories. <i>n</i> is 7 or 15.
DDR_DM[n:0]	Output	Active-high data-mask signals to the memories. <i>n</i> is 1.
DDR_DQS_N[n:0]	Bidirectional	Differential data strobes to/from the memories. For writes, the pad drives
DDR_DQS[n:0]	Bidirectional	these signals. For reads, the memory drives these signals. These signals are connected to the DQS inputs on the memories. <i>n</i> is 1.
DDR_ODT	Output	ODT signal to the memories.
DDR_RAS_N	Output	Active-low row address strobe signal to the memories.
DDR_RST_N	Output	Active-low reset signals to the memories.
DDR_WE_N	Output	Active-low write enable strobe signal to the memories.
DDR_VREF	Bidirectional	Reference voltage.
DDR_ZQ	Bidirectional	ZQ calibration pin.

Table 75: DDR Settings in Efinity® Interface Designer (Base Tab)

Parameter	Choices	Notes
DDR Resource	DDR_0	Only one resource available.
Instance Name	User defined	Indicate the DDR instance name. This name is the prefix for all DDR signals.

Table 76: DDR Settings in Efinity® Interface Designer (Configuration Tab)

Parameter	Choices	Notes
Select Preset		The <b>Select Preset</b> button opens a list of popular DDR memory configurations. Choose a preset to populate the configuration choices. If you do not want to use a preset, you can specify the memory configuration manually.
DQ Width	x8, x16	DQ bus width.
Туре	DDR3, LPDDR2, LPDDR3	Memory type.
DDR3		
Speed Grade	800D, 800E	Memory speed.
Width	x8, x16	Memory width.
Density	1G, 2G, 4G, 8G	Memory density.
LPDDR2		
Speed Grade	400, 533, 667, 800	Memory speed.
Width	x16	Memory width.
Density	512MB, 1G, 2G, 4G	Memory density.
LPDDR3		
Speed Grade	800	Memory speed.
Width	x16	Memory width.
Density	4G, 8G	Memory density.

#### Table 77: DDR Settings in Efinity<sup>®</sup> Interface Designer (I2C Calibration Tab)

Parameter	Choices	Notes
Enable Calibration	On or off	Turn on to enable optional PHY calibration. Efinix recommends that you use the default names.

#### Table 78: DDR Settings in Efinity® Interface Designer (AXI Interface Target 0 Tab)

Parameter	Choices	Notes
Enable Target 0	On or off	Turn on to enable the AXI 0 interface.
AXI Clock Input Pin name	User defined	Specify the name of the AXI input clock pin.
Shared Read/Write Address Channel tab Write Response Channel tab Read Data Channel tab Write Data Channel tab	User defined	This tab defines the AXI signal names. Efinix recommends that you use the default names. The signals are prefixed with the instance name you specified in the Base tab.

Table 79: DDR Settings in Efinity<sup>®</sup> Interface Designer (AXI Interface Target 1 Tab)

Parameter	Choices	Notes
Enable Target 1	On or off	Turn on to enable the AXI1 interface.
AXI Clock Input Pin name	User defined	Specify the name of the AXI input clock pin.
Shared Read/Write Address Channel tab Write Response Channel tab Read Data Channel tab Write Data Channel tab	User defined	This tab defines the AXI signal names. Efinix recommends that you use the default names. The signals are prefixes with the instance name you specified in the Base tab.


### Configuration

The T20 FPGA contains volatile Configuration RAM (CRAM). The user must configure the CRAM for the desired logic function upon power-up and before the FPGA enters normal operation. The FPGA's control block manages the configuration process and uses a bitstream to program the CRAM. The Efinity® software generates the bitstream, which is design dependent. You can configure the T20 FPGA(s) in active, passive, or JTAG mode.



**Learn more:** Refer to AN 006: Configuring Trion FPGAs for details on the dedicated configuration pins and how to configure FPGA(s).

Figure 26: High-Level Configuration Options



In active mode, the FPGA controls the configuration process. An oscillator circuit within the FPGA provides the configuration clock. The bitstream is typically stored in an external serial flash device, which provides the bitstream when the FPGA requests it.

The control block sends out the instruction and address to read the configuration data. First, it issues a release from power-down instruction to wake up the external SPI flash. Then, it waits for at least 30  $\mu$ s before issuing a fast read command to read the content of SPI flash from address 24h'000000.

In passive mode, the FPGA is the slave and relies on an external master to provide the control, bitstream, and clock for configuration. Typically the master is a microcontroller or another FPGA in active mode.

In JTAG mode, you configure the FPGA via the JTAG interface.

### **Supported Configuration Modes**

Table 80: T20 Configuration Modes by Package

Configuration Mode	Width	BGA256	BGA169
Active	X1	~	~
	X2	~	~
	X4	~	~
Passive	X1	~	~
	X2	~	~
	X4	~	~
	X8	~	
	X16	~	
	X32	~	
JTAG	X1	~	~



Learn more: Refer to AN 006: Configuring Trion FPGAs for more information.

### Mask-Programmable Memory Option

The T20 FPGA is equipped with one-time programmable MPM. With this feature, you use on-chip MPM instead of an external serial flash device to configure the FPGA. This option is for systems that require an ultra-small factor and the lowest cost structure such that an external serial flash device is undesirable and/or not required at volume production. MPM is a one-time factory programmable option that requires a Non-Recurring Engineering (NRE) payment. To enable MPM, submit your design to our factory; our Applications Engineers (AEs) convert your design into a single configuration mask to be specially fabricated.

# DC and Switching Characteristics (BGA169 and BGA256)

T20 FPGAs in BGA169 and BGA256 packages have the following DC and switching characteristics.

Table 81: Absolute Maximum Ratings

Conditions beyond those listed may cause permanent damage to the device. Device operation at the absolute maximum ratings for extended periods of time has adverse effects on the device.

Symbol	Description	Min	Max	Units
VCC	Core power supply	-0.5	1.42	V
VCCIO	I/O bank power supply	-0.5	4.6	V
VCCA_PLL	PLL analog power supply	-0.5	1.42	V
VCC25A_MIPI0 VCC25A_MIPI1	2.5 V analog power supply for MIPI	-0.5	2.75	V
VCC12A_MIPI0_TX VCC12A_MIPI1_TX	1.2 V TX analog power supply for MIPI	-0.5	1.42	V
VCC12A_MIPI0_RX VCC12A_MIPI1_RX	1.2 V RX analog power supply for MIPI	-0.5	1.42	V
TJ	Operating junction temperature	-40	125	°C

Table 82: Recommended Operating Conditions (8)

Symbol	Description	Min	Тур	Max	Units
VCC	Core power supply	1.15	1.2	1.25	V
VCCIO	1.8 V I/O bank power supply	1.71	1.8	1.89	V
	2.5 V I/O bank power supply	2.38	2.5	2.63	V
	3.3 V I/O bank power supply	3.14	3.3	3.47	V
VCCA_PLL	PLL analog power supply	1.15	1.2	1.25	V
VCC25A_MIPI0 VCC25A_MIPI1	2.5 V analog power supply for MIPI	2.38	2.5	2.63	V
VCC12A_MIPI0_TX VCC12A_MIPI1_TX	1.2 V TX analog power supply for MIPI	1.15	1.2	1.26	V
VCC12A_MIPI0_RX VCC12A_MIPI1_RX	1.2 V RX analog power supply for MIPI	1.15	1.2	1.26	V
T <sub>JCOM</sub>	Operating junction temperature, commercial	0	_	85	°C
T <sub>JIND</sub>	Operating junction temperature, industrial	-40	-	100	°C

<sup>(8)</sup> Supply voltage specification applied to the voltage taken at the device pins with respect to ground, not at the power supply.

Table 83: Power Supply Ramp Rates

Symbol	Description	Min	Max	Units
t <sub>RAMP</sub>	Power supply ramp rate for all supplies.	0.01	10	V/ms

Table 84: Single-Ended I/O DC Electrical Characteristics

I/O Standard	V <sub>IL</sub>	V <sub>IL</sub> (V)		V <sub>IH</sub> (V)		V <sub>OH</sub> (V)
	Min	Max	Min Max		Max	Min
3.3 V LVCMOS	-0.3	0.8	2	VCCIO + 0.3	0.2	VCCIO - 0.2
3.3 V LVTTL	-0.3	0.8	2 VCCIO + 0.3		0.4	2.4
2.5 V LVCMOS	-0.3	0.7	1.7	VCCIO + 0.3	0.5	1.8
1.8 V LVCMOS	-0.3	0.35 * VCCIO	0.65 * VCCIO	VCCIO + 0.3	0.45	VCCIO - 0.45

Table 85: Single-Ended I/O DC Electrical Characteristics

Voltage (V)	VT+ (V) Schmitt Trigger Low-to- High Threshold	VT- (V) Schmitt Trigger High-to- Low Threshold	Input Leakage Current (µA)	Tristate Output Leakage Current (µA)
3.3	1.73	1.32	±10	±10
2.5	1.37	1.01	±10	±10
1.8	1.05	0.71	±10	±10

Table 86: Single-Ended I/O Buffer Drive Strength Characteristics

Junction temperature at  $T_J$  = 25 °C, power supply at nominal voltage.

I/O Standard	3.3 V		2.5 V		1.8 V	
Drive Strength	I <sub>OH</sub> (mA)	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)	I <sub>OL</sub> (mA)
1	14.4	8.0	9.1	8.0	4.4	5.1
2	19.1	10.5	12.2	10.5	5.8	6.8
3	23.9	13.3	15.2	13.4	7.3	8.6
4	28.7	15.8	18.2	15.9	8.6	10.3

Table 87: LVDS Pins Configured as Single-Ended I/O DC Electrical Characteristics

I/O Standard	V <sub>IL</sub> (V)		V <sub>IH</sub> (V)		V <sub>OL</sub> (V)	V <sub>OH</sub> (V)
	Min	Max	Min Max		Max	Min
3.3 V LVCMOS	-0.3	0.8	2	VCCIO + 0.3	0.2	VCCIO - 0.2
3.3 V LVTTL	-0.3	0.8	2	VCCIO + 0.3	0.4	2.4

Table 88: LVDS Pins Configured as Single-Ended I/O DC Electrical Characteristics

Voltage (V)	Input Leakage Current (μΑ)	Tri-State Output Leakage Current (µA)
3.3	±10	±10

Table 89: LVDS Pins as Single-Ended I/O Buffer Drive Strength Characteristics

Junction temperature at T<sub>J</sub> = 25 °C, power supply at nominal voltage, device in nominal process (TT).

I/O Standard	Drive Strength			
	I <sub>OH</sub> (mA) I <sub>OL</sub> (mA)			
3.3 V	37.6	22		

# DC and Switching Characteristics (BGA324 and BGA400)

T20 FPGAs in BGA324 and BGA400 packages have the following DC and switching characteristics.



Important: All specifications are preliminary and pending hardware characterization.

#### Table 90: Absolute Maximum Ratings

Conditions beyond those listed may cause permanent damage to the device. Device operation at the absolute maximum ratings for extended periods of time has adverse effects on the device.

Symbol	Description	Min	Max	Units
VCC	Core power supply	-0.5	1.42	V
VCCIO	I/O bank power supply	-0.5	4.6	V
VCCA_PLL	PLL analog power supply	-0.5	1.42	V
VCC25A_MIPI0 VCC25A_MIPI1	2.5 V analog power supply for MIPI	-0.5	2.75	V
VCC12A_MIPI0_TX VCC12A_MIPI1_TX	1.2 V TX analog power supply for MIPI	-0.5	1.42	V
VCC12A_MIPI0_RX VCC12A_MIPI1_RX	1.2 V RX analog power supply for MIPI	-0.5	1.42	V
TJ	Operating junction temperature	-40	125	°C

Table 91: Recommended Operating Conditions (9)

Symbol	Description	Min	Тур	Max	Units
VCC	Core power supply	1.15	1.2	1.25	V
VCCIO	1.8 V I/O bank power supply	1.71	1.8	1.89	V
	2.5 V I/O bank power supply	2.38	2.5	2.63	V
	3.3 V I/O bank power supply	3.14	3.3	3.47	V
VCCA_PLL	PLL analog power supply	1.15	1.2	1.25	V
VCC25A_MIPI0 VCC25A_MIPI1	2.5 V analog power supply for MIPI	2.38	2.5	2.63	V
VCC12A_MIPI0_TX VCC12A_MIPI1_TX	1.2 V TX analog power supply for MIPI	1.15	1.2	1.26	V

<sup>(9)</sup> Supply voltage specification applied to the voltage taken at the device pins with respect to ground, not at the power supply.

Symbol	Description	Min	Тур	Max	Units
VCC12A_MIPI0_RX VCC12A_MIPI1_RX	1.2 V RX analog power supply for MIPI	1.15	1.2	1.26	V
Т <sub>ЈСОМ</sub>	Operating junction temperature, commercial	0	_	85	°C
T <sub>JIND</sub>	Operating junction temperature, industrial	-40	_	100	°C

Table 92: Power Supply Ramp Rates

Symbol	Description	Min	Max	Units
t <sub>RAMP</sub>	Power supply ramp rate for all supplies.	0.01	10	V/ms

Table 93: Single-Ended I/O DC Electrical Characteristics

I/O Standard	V <sub>IL</sub> (V)		/O Standard V <sub>IL</sub> (V) V <sub>IH</sub> (V)		(V) V <sub>IH</sub> (V)		V <sub>OL</sub> (V)	V <sub>OH</sub> (V)
	Min	Max	Min	Max	Max	Min		
3.3 V LVCMOS	-0.3	0.8	2	VCCIO + 0.3	0.2	VCCIO - 0.2		
3.3 V LVTTL	-0.3	0.8	2	VCCIO + 0.3	0.4	2.4		
2.5 V LVCMOS	-0.3	0.7	1.7	VCCIO + 0.3	0.5	1.8		
1.8 V LVCMOS	-0.3	0.35 * VCCIO	0.65 * VCCIO	VCCIO + 0.3	0.45	VCCIO - 0.45		

Table 94: Single-Ended I/O DC Electrical Characteristics

Voltage (V)	VT+ (V) Schmitt Trigger Low-to- High Threshold	VT- (V) Schmitt Trigger High-to- Low Threshold	Input Leakage Current (µA)	Tristate Output Leakage Current (µA)
3.3	1.73	1.32	±10	±10
2.5	1.37	1.01	±10	±10
1.8	1.05	0.71	±10	±10

Table 95: Single-Ended I/O Buffer Drive Strength Characteristics

Junction temperature at  $T_J$  = 25 °C, power supply at nominal voltage.

I/O Standard	3.3 V		2.5 V		1.8 V	
Drive Strength	I <sub>OH</sub> (mA)	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)	I <sub>OL</sub> (mA)
1	14.4	8.0	9.1	8.0	4.4	5.1
2	19.1	10.5	12.2	10.5	5.8	6.8
3	23.9	13.3	15.2	13.4	7.3	8.6
4	28.7	15.8	18.2	15.9	8.6	10.3

Table 96: LVDS Pins Configured as Single-Ended I/O DC Electrical Characteristics

I/O Standard	V <sub>IL</sub>	V <sub>IL</sub> (V)		V <sub>IH</sub> (V)		V <sub>OH</sub> (V)
	Min	Max	Min Max		Max	Min
3.3 V LVCMOS	-0.3	0.8	2	VCCIO + 0.3	0.2	VCCIO - 0.2

I/O Standard	V <sub>IL</sub>	(V)	V <sub>IH</sub>	(V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)
	Min	Max	Min Max		Max	Min
3.3 V LVTTL	-0.3	0.8	2	VCCIO + 0.3	0.4	2.4

Table 97: LVDS Pins Configured as Single-Ended I/O DC Electrical Characteristics

Voltage (V)	Input Leakage Current (μΑ)	Tri-State Output Leakage Current (µA)
3.3	±10	±10

Table 98: LVDS Pins as Single-Ended I/O Buffer Drive Strength Characteristics

Junction temperature at  $T_J = 25$  °C, power supply at nominal voltage, device in nominal process (TT).

I/O Standard	Drive Strength			
	I <sub>OH</sub> (mA)	I <sub>OL</sub> (mA)		
3.3 V	37.6	22		

# LVDS I/O Electrical Specifications

The LVDS pins comply with the EIA/TIA electrical specifications.

Table 99: LVDS I/O Electrical Specifications

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V <sub>CCIO</sub>	LVDS I/O Supply Voltage	_	2.97	3.3	3.63	V
LVDS TX						
V <sub>OD</sub>	Output Differential Voltage	_	250	_	450	mV
ΔV <sub>OD</sub>	Change in V <sub>OD</sub>	_	_	_	50	mV
V <sub>OCM</sub>	Output Common Mode Voltage	RT = 100 Ω	1,125	1,250	1,375	mV
ΔV <sub>OCM</sub>	Change in V <sub>OCM</sub>	-	_	_	50	mV
V <sub>OH</sub>	Output High Voltage	RT = 100 Ω	_	_	1475	mV
V <sub>OL</sub>	Output Low Voltage	RT = 100 Ω	925	_	_	mV
I <sub>SAB</sub>	Output Short Circuit Current	_	_	_	24	mA
LVDS RX						
V <sub>ID</sub>	Input Differential Voltage	_	100	_	600	mV
V <sub>ICM</sub>	Input Common Mode Voltage	_	100	_	2,000	mV
V <sub>TH</sub>	Differential Input Threshold	_	-100	_	100	mV
I <sub>IL</sub>	Input Leakage Current	_	-	_	20	μА

# MIPI Electrical Specifications

The MIPI D-PHY transmitter and receiver are compliant to the MIPI Alliance Specification for D-PHY Revision 1.1.

Table 100: High-Speed MIPI D-PHY Transmitter (TX) DC Specifications<sup>(10)</sup>

Parameter	Description	Min	Тур	Max	Unit
V <sub>CMTX</sub>	High–speed transmit static common–mode voltage	150	200	250	mV
Δ V <sub>CMTX(1,0)</sub>	V <sub>CMTX</sub> mismatch when output is Differential–1 or Differential–0	_	_	5	mV
IV <sub>OD</sub> I	High—speed transmit differential voltage	140	200	270	mV
IΔ V <sub>CMTX</sub> I	VOD mismatch when output is Differential–1 or Differential–0	_	_	14	mV
V <sub>OHHS</sub>	High–speed output high voltage	_	_	360	mV
Z <sub>OS</sub>	Single ended output impedance	40	50	62.5	Ω
ΔZ <sub>OS</sub>	Single ended output impedance mismatch	_	_	10	%

#### Table 101: Low-Power MIPI D-PHY Transmitter (TX) DC Specifications<sup>(10)</sup>

Parameter	Description	Min	Тур	Max	Unit
V <sub>OH</sub>	Thevenin output high level	0.99	_	1.21	V
V <sub>OL</sub>	Thevenin output low level	-50	_	50	mV
Z <sub>OLP</sub>	Output impedance of low–power transmitter	110	-	-	Ω

Table 102: High-Speed MIPI D-PHY Receiver (RX) DC Specifications<sup>(10)</sup>

Parameter	Description	Min	Тур	Max	Unit
V <sub>CMRX(DC)</sub>	Common mode voltage high–speed receive mode	70	_	330	mV
V <sub>IDTH</sub>	Differential input high threshold	_	_	70	mV
V <sub>IDTL</sub>	Differential input low threshold	-70	_	_	mV
V <sub>IHHS</sub>	Single–ended input high voltage	_	_	460	mV
V <sub>ILHS</sub>	Single–ended input low voltage	-40	_	_	mV
V <sub>TERM-EN</sub>	Single–ended threshold for high–speed termination enable	_	_	450	mV
Z <sub>ID</sub>	Differential input impedance	80	100	125	Ω

<sup>(10)</sup> Pending hardware characterization.

Table 103: Low–Power MIPI D–PHY Receiver (RX) DC Specifications (10)

Parameter	Description	Min	Тур	Max	Unit
V <sub>IH</sub>	Logic 1 input voltage	880	_	_	mV
V <sub>IL</sub>	Logic 0 input voltage, not in ULP state	_	_	550	mV
V <sub>IL-ULPS</sub>	Logic 0 input voltage, ULP state	_	_	300	mV
V <sub>HYST</sub>	Input hysteresis	25	_	_	mV

### **ESD** Performance

Refer to the Trion Reliability Report for ESD performance data.

### **Timing Specifications**

### **Configuration Timing**

The T20 FPGA has the following configuration timing specifications. Refer to AN 006: Configuring Trion FPGAs for detailed configuration information.

#### **Timing Waveforms**

Figure 27: SPI Active Mode (x1) Timing Sequence




Figure 28: SPI Passive Mode (x1) Timing Sequence





Figure 29: Boundary Scan Timing Waveform



**Timing Parameters** 

Table 104: All Modes

Symbol	Parameter	Min	Тур	Max	Units
t <sub>CRESET_N</sub>	Minimum creset_n low pulse width required to trigger re-configuration.	320	_	_	ns
t <sub>USER</sub>	Minimum configuration duration after CDONE goes high before entering user mode. <sup>(11)</sup>	8	_	_	μs

Table 105: Active Mode

Symbol	Parameter	Frequency	Min	Тур	Max	Units
f <sub>MAX_M</sub>	Active mode configuration clock	DIV1	56	80	104	MHz
	frequency.	DIV2	28	40	52	MHz
		DIV4	14	20	26	MHz
		DIV8	7	10	13	MHz
t <sub>SU</sub> <sup>(12)</sup>	Setup time.	_	7.5	_	_	ns
t <sub>H</sub> <sup>(12)</sup>	Hold time.	_	1	_	_	ns

Table 106: Passive Mode

Symbol	Parameter	Min	Тур	Max	Units
f <sub>MAX_S</sub>	Passive mode configuration clock frequency.	_	_	100	MHz
t <sub>CLKH</sub>	Configuration clock pulse width high.	4.8	_	_	ns
t <sub>CLKL</sub>	Configuration clock pulse width low.	4.8	_	_	ns
t <sub>SU</sub>	Setup time.	6	-	_	ns
t <sub>H</sub>	Hold time.	1	-	_	ns
t <sub>DMIN</sub>	Minimum time between deassertion of CRESET_N to first valid configuration data.	1.2	_	_	μs

The FPGA may go into user mode before t<sub>USER</sub> has elapsed. However, Efinix recommends that you keep the system interface to the FPGA in reset until t<sub>USER</sub> has elapsed.

Test condition at 3.3 V I/O standard and 0 pF output loading.

#### Table 107: JTAG Mode

Symbol	Parameter	Min	Тур	Max	Units
f <sub>TCK</sub>	TCK frequency.	_	_	33	MHz
t <sub>TDISU</sub>	TDI setup time.	3.5	-	_	ns
t <sub>TDIH</sub>	TDI hold time.	1			ns
t <sub>TMSSU</sub>	TMS setup time.	3			ns
t <sub>TMSH</sub>	TMS hold time.	1			ns
t <sub>TCKTDO</sub>	TCK falling edge to TDO output.	_	_	10.5 <sup>(13)</sup>	ns

### PLL Timing and AC Characteristics

The following tables describe the PLL timing and AC characteristics.

Table 108: PLL Timing

Symbol	Parameter	Min	Тур	Max	Units
F <sub>IN</sub>	Input clock frequency.	10	-	200	MHz
F <sub>OUT</sub>	Output clock frequency.	0.24	-	500	MHz
F <sub>VCO</sub>	PLL VCO frequency.	500	_	1,500	MHz
F <sub>PFD</sub>	Phase frequency detector input frequency.	10	_	50	MHz

Table 109: PLL AC Characteristics (14)

Symbol	Parameter	Min	Тур	Max	Units
t <sub>DT</sub>	Output clock duty cycle.	45	50	55	%
t <sub>OPJIT</sub> (PK - PK) (15)	Output clock period jitter (PK-PK).			200	ps
t <sub>LOCK</sub>	PLL lock-in time.	-	_	0.5	ms

<sup>(13) 0</sup> pf output loading.
(14) Test conditions at 3.3 V and room temperature.
(15) The output jitter specification applies to the PLL jitter when an input jitter of 20 ps is applied.

# **Pinout Description**

The following tables describe the pinouts for power, ground, configuration, and interfaces.

Table 110: General Pinouts

Function	Group	Direction	Description
VCC	Power	-	Core power supply.
VCCA_xx	Power	-	PLL analog power supply. xx indicates location: TL: Top left, TR: Top right, BR: bottom right
VCCIOxx	Power	_	I/O pin power supply. xx indicates the bank location: 1A: Bank 1A, 3E: Bank 3E 4A: Bank 4A (only for 3.3 V), 4B: Bank 4B (only for 3.3 V)
VCCIOxx_yy_zz	Power	_	Power for I/O banks that are shorted together. xx, yy, and zz are the bank locations. For example: VCCIO1B_1C shorts banks 1B and 1C VCCIO3C_TR_BR shorts banks 3C, TR, and BR
GND	Ground	-	Ground.
CLKn	Alternate	Input	Global clock network input. <i>n</i> is the number. The number of inputs is package dependent.
CTRLn	Alternate	Input	Global network input used for high fanout and global reset. <i>n</i> is the number. The number of inputs is package dependent.
PLLIN	Alternate	Input	PLL reference clock resource. There are 5 PLL reference clock resource assignments. Assign the reference clock resource based on the PLL you are using.
MREFCLK	Alternate	Input	MIPI PLL reference clock source.
GPIOx_n	GPIO	I/O	General-purpose I/O for user function. User I/O pins are single ended.  x: Indicates the bank (L or R)  n: Indicates the GPIO number.
GPIOx_n_yyy GPIOx_n_yyy_zzz GPIOx_zzzn	GPIO Multi-Function	I/O	Multi-function, general-purpose I/O. These pins are single ended. If these pins are not used for their alternate function, you can use them as user I/O pins.  x: Indicates the bank; left (L), right (R), or bottom (B).  n: Indicates the GPIO number.  yyy, yyy_zzz: Indicates the alternate function.  zzzn: Indicates LVDS TX or RX and number.
TXNn, TXPn	LVDS	I/O	LVDS transmitter (TX). n: Indicates the number.
RXNn, RXPn	LVDS	I/O	LVDS receiver (RX). n: Indicates the number.
CLKNn, CLKPn	LVDS	I/O	Dedicated LVDS receiver clock input. n: Indicates the number.
RXNn_EXTFBn RXPn_EXTFBn	LVDS	I/O	LVDS PLL external feedback. n: Indicates the number.
REF_RES	-	_	LVDS reference resistor pin. Connect a 12 $k\Omega$ resistor with a tolerance of ±1% to the REF_RES pin with respect to ground.

Table 111: Configuration Pinouts

Function	Group	Direction	Description
CBUSO, CBUS1, CBUS2, CBUS3	Configuration	Input	Configuration bus width select.
CBSEL0, CBSEL1	Configuration	Input	Optional multi-image selection input (if multi-image configuration mode is enabled).
ССК	Configuration	I/O	Passive SPI input configuration clock or active SPI output configuration clock (active low). Includes an internal weak pull-up.
CDIn	Configuration	I/O	<ul> <li>n is a number from 0 to 31 depending on the SPI configuration.</li> <li>0: Passive serial data input or active serial output.</li> <li>1: Passive serial data output or active serial input.</li> <li>n: Parallel I/O.</li> </ul>
CDONE	Configuration	I/O	Configuration done status pin. CDONE is an open drain output; connect it to an external pull-up resistor to VCCIO1A.
CRESET_N	Configuration	Input	Configuration reset pin (active low).
CSI	Configuration	Input	Chip select port. 1: Selects device for configuration.0: Device is not selected and will not be configured. 1: Selects device for configuration. 0: Device is not selected and will not be configured.
CSO	Configuration	Output	Chip select output. Selects the next device for cascading configuration.
NSTATUS	Configuration	Output	Status (active low). Indicates a configuration error. This pin is active when there is a synchronization pattern mismatch or not found.
SS_N	Configuration	I/O	SPI slave select (active low). Includes an internal weak pull-up resistor to VCCIO1A during configuration. During configuration, the logic level samples on this pin determine the configuration mode. This pin is an input when sampled at the start of configuration (SS is low); an output in active SPI flash configuration mode.
TEST_N	Configuration	Input	Active-low test mode enable signal.
TDI	JTAG	Input	JTAG data input signal.
тск	JTAG	Input	JTAG clock signal.
TMS	JTAG	Input	JTAG TMS mode select signal.
TDO	JTAG	Output	JTAG data output signal.

Table 112: MIPI Pinouts (Dedicated)

n Indicates the number. L indicates the lane

Function	Group	Direction	Description
VCC25A_MIPI0 VCC25A_MIPI1	Power	_	MIPI 2.5 V analog power supply.
VCC12A_MIPI0_TX VCC12A_MIPI1_TX	Power	_	MIPI 1.2 V TX analog power supply.
VCC12A_MIPI0_RX VCC12A_MIPI1_RX	Power	_	MIPI 1.2 V RX analog power supply.
GNDA_MIPI	Ground	_	Ground for MIPI analog power supply.
MIPIn_TXDPL MIPIn_TXDNL	MIPI	I/O	MIPI differential transmit data lane.
MIPIn_RXDPL MIPIn_RXDNL	MIPI	I/O	MIPI differential receive data lane.
MREFCLK	Clock	Input	MIPI PLL reference clock source.

Table 113: DDR Pinouts (Dedicated)

*n* indicates the number.

Function	Group	Direction	Description
VCC_DDR	Power	_	DDR power supply.
DDR_A[n]	DDR	Output	Address signals to/from the memories.
DDR_BA[n]	DDR	Output	Bank signals to/from the memories.
DDR_CAS_N	DDR	Output	Active-low column address strobe signal to the memories.
DDR_CKE	DDR	Output	Active-high clock enable signals to the memories.
DDR_CK	DDR	Output	Active-high clock signals to/from the memories.
DDR_CK_N	DDR	Output	Active-low clock signals to/from the memories.
DDR_CS_N	DDR	Output	Active-low chip select signals to the memories.
DDR_DQ[n]	DDR	I/O	Data bus to/from the memories.
DDR_DM[n]	DDR	Output	Active-high data-mask signals to the memories.
DDR_DQS_N[n]	DDR	I/O	Differential data strobes to/from the memories.
DDR_DQS[n]	DDR	I/O	Differential data strobes to/from the memories.
DDR_ODT	DDR	Output	ODT signal to the memories.
DDR_RAS_N	DDR	Output	Active-low row address strobe signal to the memories.
DDR_RST_N	DDR	Output	Active-low reset signals to the memories.
DDR_WE_N	DDR	Output	Active-low write enable strobe signal to the memories.
DDR_VREF	DDR	I/O	Reference voltage.
DDR_ZQ	DDR	I/O	ZQ calibration pin.

### **Efinity Software Support**


The Efinity® software provides a complete tool flow from RTL design to bitstream generation, including synthesis, place-and-route, and timing analysis. The software has a graphical user interface (GUI) that provides a visual way to set up projects, run the tool flow, and view results. The software also has a command-line flow and Tcl command console. The software-generated bitstream file configures the T20 FPGA. The software supports the Verilog HDL and VHDL languages.

### T20 Interface Floorplans



**Note:** The numbers in the floorplan figures indicate the GPIO and LVDS number ranges. Some packages may not have all GPIO or LVDS pins in the range bonded out. Refer to the T20 pinout for information on which pins are available in each package.

Figure 30: Floorplan Diagram for FPGAs in BGA169 Packages (with MIPI)






Figure 31: Floorplan Diagram for FPGAs in BGA256 Packages




Figure 32: Floorplan Diagram for FPGAs in BGA324 and BGA400 Packages (with DDR and MIPI)

Dimensions not to scale

# **Ordering Codes**

Refer to the Trion Selector Guide for the full listing of T20 ordering codes.

# **Revision History**

Table 114: Revision History

Date	Version	Description
October 2019	2.1	Added explanation that 2 unassigned pairs of LVDS pins should be located between and GPIO and LVDS pins in the same bank.  Updated the reference clock pin assignments for TL_PLLO and TL_PLL1.  Added waveforms for configuration timing.  Clarified I/O bank information.
August 2019	2.0	Updated MIPI interface description. Under Ordering Codes, added link to Trion FPGA Selector Guide.
May 2019	1.0	Updated MIPI description, DC characteristics, and pin information. Updated DDR description. Updated timing specifications. Added information on the signal interface.
January 2019	0.5	Added information on DDIO support.
December 2018	0.4	Updated package options.
November 2018	0.3	Added GNDA_xx (PLL analog ground) to pinout. Change VSSxxA_MIPI pinout to GNDxxA_MIPI. Updated PLL block diagram and clarified feedback paths. Added floorplan information. Updated pinout table.
October 2018	0.2	Updated I/O logic and buffer topic for DDR mode. Updated LVDS serialization factors. Indicated which I/O banks support DDR mode.
October 2018	0.1	Initial release.