## Notes:

• Each blue box is a step of the flow, and each green box shows the outputs of related design step.

## FPGA DESIGN & VERIFICATION FLOW



