


**Notes:**

- Each blue box is a step of the flow, and each green box shows the outputs of related design step.

# FPGA DESIGN & VERIFICATION FLOW



# TASK MANAGEMENT TOOL: Project A

## TASK 1

DESIGN TASK

Status: open  
Priority: 0


Swimlane: Default swimlane  
Column: Working on currently  
Position:

Assignee:  
Creator:

Description

Sub-Tasks

Title	Assignee	Time tracking
<input type="checkbox"/> planning		<a href="#">Start timer</a>
<input type="checkbox"/> concept design		<a href="#">Start timer</a>
<input type="checkbox"/> implementation		<a href="#">Start timer</a>
<input type="checkbox"/> simulation		<a href="#">Start timer</a>
<input type="checkbox"/> optimization		<a href="#">Start timer</a>
<input type="checkbox"/> testing		<a href="#">Start timer</a>
<input type="checkbox"/> review		<a href="#">Start timer</a>
<input type="checkbox"/> documentation		<a href="#">Start timer</a>



DESIGN  
SUB-TASKS