## Selçuk Köse

Department of Electrical Engineering, University of South Florida, 4202 E. Fowler Ave., ENB118, Tampa, Florida 33620 813.974.6636 (phone) kose@usf.edu http://www.eng.usf.edu/~kose

## Research Interests

• Research interests: On-chip voltage regulation; Power management; 3-D integration; Hardware security; Green computing

#### Education

University of Rochester

University of Rochester

Rochester, NY

Doctor of Philosophy in Electrical and Computer Engineering

March 2008 - June 2012

Advisor: Eby G. Friedman

**Dissertation:** High Performance Power Delivery in

Nanoscale Integrated Circuits

Rochester, NY

Master of Science in Electrical and Computer Engineering

September 2006 - March 2008

Bilkent University

Ankara, Turkey

Bachelor of Science in Electrical and Electronics Engineering

September 2001 - May 2006

# Work Experience

University of South Florida

Tampa, FL

Assistant Professor, Electrical Engineering Department

 $August\ 2012\ -\ Current$ 

University of Rochester

Rochester, NY

Research Assistant, High Performance Integrated Circuit Design Laboratory September 2007 - June 2012

Freescale Semiconductor

Tempe, AZ

Graduate Intern, Microwave and Mixed-Signal Laboratory

May 2010 - August 2010

Eastman Kodak Company

Graduate Intern, CMOS Image Sensors R&D Laboratory

Rochester, NY May 2009 - June 2009

**Intel Corporation** 

Santa Clara, CA

Graduate Intern, Central Technology and Special Circuits Team

May 2008 - August 2008

Intel Corporation

Santa Clara, CA

Graduate Intern, Central Technology and Special Circuits Team

May 2007 - August 2007

The Scientific and Technological Research Council of Turkey

Ankara, Turkey

Part-Time Engineer, VLSI Design Center

March 2006 - June 2006

Nanomagnetics Instruments

Ankara, Turkey

Technical Intern

June 2005 - August 2005

## Awards

- National Science Foundation CAREER Award, 2014
- $\bullet$  Turkiye Is Bankasi *Golden Youth Award* for outstanding success in University Entrance Exam  ${f 12}^{th}$  over 1.5 million candidates, Turkey, 2001

- Full scholarship and stipend awarded by Bilkent University, Ankara, Turkey, 2001-2006
- Awarded with Abroad Undergraduate Education Fellowship by Turkish Government, Turkey, 2001

## **Publications**

## Book

B1. R. Jakushokas, M. Popovich, A. V. Mezhiba, S. Köse, and E. G. Friedman, *Power Distribution Networks with On-Chip Decoupling Capacitors, Second Edition*, Springer, 2011.

## Journals

- J1. I. Vaisband, M. Azhar, E. G. Friedman and S. Köse, "Digitally Controlled Pulse Width Modulator for On-Chip Power Management," *IEEE Transactions on Very Large Scale Integration (VLSI) Circuits*, (in press).
- J2. S. Köse, S. Tam, S. Pinzon, B. McDermott, and E. G. Friedman, "Active Filter Based Hybrid On-Chip DC-DC Converters for Point-of-Load Voltage Regulation," *IEEE Transactions on Very Large Scale Integration (VLSI) Circuits*, Vol. 21, No. 4, April 2013.
- J3. I. Savidis, S. Köse, and E. G. Friedman, "Power Noise in TSV-Based 3-D Integrated Circuits," *IEEE Journal of Solid-State Circuits*, Vol. 48, No. 2, February 2013.
- J4. **S. Köse** and E. G. Friedman, "Distributed On-Chip Power Delivery," *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, Vol. 4, No. 4, December 2012.
- J5. **S. Köse** and E. G. Friedman, "Efficient Algorithms for Fast IR Drop Analysis Exploiting Locality," *Integration, the VLSI Journal*, Vol. 45, No. 2, pp. 149-161, March 2012.
- J6. S. Köse and E. G. Friedman, "Effective Resistance of a Two Layer Mesh," *IEEE Transactions on Circuits and Systems II: Express Briefs*, Vol. 58, No. 11, pp. 739-743, November 2011.
- J7. **S. Köse**, E. Salman, and E. G. Friedman, "Shielding Methodologies in the Presence of Power/Ground Noise," *IEEE Transactions on Very Large Scale Integration (VLSI) Circuits*, Vol. 19, No. 8, pp. 1458-1468, August 2011.

## Conferences

- C1. **S. Köse**, "Thermal Implications of On-Chip Voltage Regulation: Upcoming Challenges and Possible Solutions," *Proceedings of the IEEE/ACM Design Automation Conference (DAC)*, June 2014.
- C2. M. Azhar and S. Köse, "An Enhanced Pulse Width Modulator with Adaptive Duty Cycle and Frequency Control," *Proceedings of the IEEE International Symposium on Circuits and Systems*, June 2014.
- C3. **S. Köse**, "Regulator-Gating: Adaptive Management of On-Chip Voltage Regulators," *Proceedings of the ACM/IEEE Great Lakes Symposium on VLSI*, May 2014.
- C4. **S. Köse**, I. Vaisband, and E. G. Friedman, "Digitally Controlled Wide Range Pulse Width Modulator for on-Chip Power Supplies," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 2251 2254, May 2013.

C5. **S. Köse**, R. M. Secareanu, O. Hartin, and E. G. Friedman, "Current Profile of a Microcontroller to Determine Electromagnetic Emissions" *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 2650 - 2653, May 2013.

- C6. S. Köse and E. G. Friedman, "Distributed Power Delivery for Energy Efficient and Low Power Systems," Asilomar Conference on Signals, Systems, and Computers, November 2012, (invited paper).
- C7. **S.** Köse and E. G. Friedman, "Design Methodology to Distribute On-Chip Power in Next Generation Integrated Circuits," *IEEE 27-th Convention of Electrical and Electronics Engineers in Israel*, November 2012, (invited paper).
- C8. **S.** Köse and E. G. Friedman, "Power Delivery in Heterogeneous Integrated Circuits," *IEEE CAS-FEST Workshop (in conjunction with ISCAS2012)*, May 2012, (invited talk).
- C9. **S. Köse**, S. Tam, S. Pinzon, B. McDermott, and E. G. Friedman, "An Area Efficient On-Chip Hybrid Voltage Regulator," *Proceedings of the IEEE International Symposium on Quality Electronic Design* (ISQED), pp. 398-403, March 2012.
- C10. S. Köse and E. G. Friedman, "Fast Algorithms for IR Voltage Drop Analysis Exploiting Locality," Proceedings of the IEEE/ACM Design Automation Conference (DAC), pp. 996-1001, June 2011.
- C11. S. Köse and E. G. Friedman, "Distributed Power Network Co-Design with On-Chip Power Supplies and Decoupling Capacitors," Proceedings of the ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP), June 2011.
- C12. I. Savidis, S. Köse, and E. G. Friedman, "Power Grid Noise in TSV-Based 3-D Integrated Systems," Government Microcircuit Applications and Critical Technology Conference (GOMACHTech), pp. 129-132, March 2011.
- C13. S. Köse and E. G. Friedman, "Simultaneous Co-Design of Distributed On-Chip Power Supplies and Decoupling Capacitors," Proceedings of the IEEE International SoC Conference, pp. 15-18, September 2010.
- C14. **S. Köse** and E. G. Friedman, "An Area Efficient Fully Monolithic Hybrid Voltage Regulator" *Proceedings* of the IEEE International Symposium on Circuits and Systems, pp. 2718-2721, May/June 2010.
- C15. **S. Köse** and E. G. Friedman, "Fast Algorithms for Power Grid Analysis Based on Effective Resistance," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 3661-3664, May/June 2010.
- C16. **S. Köse** and E. G. Friedman, "On-Chip Point-of-Load Voltage Regulator for Distributed Power Supplies," *Proceedings of the ACM/IEEE Great Lakes Symposium on VLSI*, pp. 377-380, May 2010.
- C17. S. Köse, E. Salman, and E. G. Friedman, "Shielding Methodologies in the Presence of Power/Ground Noise," Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 2277-2280, May 2009.
- C18. **S. Köse**, E. Salman, Z. Ignjatovic, and E. G. Friedman, "Pseudo-Random Clocking to Enhance Signal Integrity," *Proceedings of the IEEE International SoC Conference*, pp. 47-50, September 2008.

# Workshop Presentations

W1. I. Vaisband, S. Köse, I. Savidis, and E. G. Friedman, "On-Chip Power Delivery," University Technology Showcase, Rochester, New York, April 6, 2011.

#### **Patents**

P1. **S. Köse** and E. G. Friedman, "A Digitally Controlled Wide Range Pulse Width Modulator," US patent application filed September 2012.

## **Invited Talks**

- Distributed Power Delivery for Energy Efficieny and Low Power Systems, Asilomar Conference on Signals, Systems, and Computers, Monterey, California, November 2012.
- EMMA: A Methodology to Model Current Activity of a Digital Block to Determine Emission Level for a Broad Frequency Range, *RF*, *Analog*, *and Sensor Group*, Freescale Semiconductor, Tempe, Arizona, August 2010.
- Simultaneous Co-Design of Clock and Power Distribution Networks, *Central Technology and Special Circuits Team*, Intel Corporation, Santa Clara, California, March 2009.
- Un-Core Clock Distribution of Nehalem-Ex Processor and the De-Skew Machine Operation Principles, Central Technology and Special Circuits Team, Intel Corporation, Santa Clara, California, August 2007.

## **Teaching**

• Instructor

Design II (Senior Design Project) High Performance Integrated Circuit Design Introduction to Electrical Systems I (EGN 3373)

• Co-Lecturer

Performance Issues in IC/VLSI Design and Analysis

• Teaching Assistant

VLSI Design Methodologies Circuits and Signals Introduction to Signals and Circuits

• Teaching Assistant

Analog Electronics Microprocessors University of South Florida Spring 2014, 54 students Fall 2013, 8 students Fall 2012, > 120 students

> University of Rochester Fall 2011, > 10 students

University of Rochester Fall 2009, > 10 students Fall 2006, > 30 students Spring 2007, > 35 students

Bilkent University, Ankara Fall 2004, Fall 2005, > 100 students Spring 2005, Spring 2006 > 100 students

## Grants

• National Science Foundation CAREER award "Regulator-Gating (ReGa: A New On-Chip Power Delivery Architecture." \$450,000. (PI)

2014 - 2019

## Professional Activities

- Associate editor
  - Journal of Circuits, Systems, and Computers (JCSC), 2012 present Microelectronics Journal, 2014 present
- Technical program committee member
   ACM Great Lakes Symposium on VLSI, 2013 2014
   IEEE Computer Society Annual Symposium on VLSI, 2014

Local arrangement chair
 IEEE Computer Society Annual Symposium on VLSI, 2014

#### • External reviewer

Journals: IEEE Journal of Solid-State Circuits (JSSC), IEEE Transactions on Power Electronics (TPEL), ACM Computing Surveys, IEEE Journal on Emerging and Selected Topics in Circuits and Systems (JETCAS), IEEE Transactions on Very Large Scale Integration (VLSI) Circuits (TVLSI), IEEE Transactions Circuits and Systems-II (TCAS-II), IEEE Transactions Circuits and Systems-II (TCAS-II), IEEE Transactions Computer-Aided Design (TCAD), IEEE Electron Device Letters (EDL), ASP Journal of Low Power Electronics (JOLPE), Analog Integrated Circuits and Signal Processing, Integration, the VLSI Journal, IET Circuits, Devices & Systems, Microelectronics Journal.

Conferences: International Conference on Computer-Aided Design (ICCAD), International Symposium on Quality Electronic Design (ISQED), Design, Automation and Test in Europa (DATE), International Conference on Circuits and Systems (ISCAS), International Conference on Computer Design (ICCD), System-on-Chip Conference (SOCC), Asia Pacific Conference on Circuits and Systems (APCCAS), International Workshop on Power And Timing Modeling, Optimization and Simulation (PATMOS), Asia Symposium on Quality Electronic Design (ASQED), International Symposium on Networks-on-Chip (NOCS), Great Lakes Symposium on VLSI (GLSVLSI), International Conference on Very Large Scale

## Service

#### Government

 Participant at the "CCC/SIGDA Workshop on Extreme Scale Design Automation" visioning workshop (invitation only), organized by ACM special interest group on design automation (ACM/SIGDA), 02/21-22/2014.

#### University of South Florida

Integration (VLSI-SOC).

• Electrical Engineering Student Success Committee, Fall'12 –present.