Selçuk Köse

Department of Electrical Engineering, University of South Florida, 4202 E. Fowler Ave., ENB118, Tampa, Florida 33620 813.974.6636 (phone) kose@usf.edu http://www.eng.usf.edu/~kose

Research Interests

• Research interests: Hardware security; On-chip voltage regulation; Power management; 3-D integration; Green computing

Education

University of Rochester

Rochester, NY

Doctor of Philosophy in Electrical and Computer Engineering

March 2008 - June 2012

Dissertation: High Performance Power Delivery in Nanoscale Integrated Circuits

University of Rochester

Rochester, NY

Master of Science in Electrical and Computer Engineering

September 2006 - March 2008

Bilkent University

Ankara, Turkey

Bachelor of Science in Electrical and Electronics Engineering

September 2001 - May 2006

Work Experience

University of South Florida

Tampa, FL

Assistant Professor, Electrical Engineering Department

August 2012 - Current

University of Rochester

Rochester, NY

Research Assistant, High Performance Integrated Circuit Design Laboratory September 2007 - June 2012

Freescale Semiconductor

Tempe, AZ

Graduate Intern, Microwave and Mixed-Signal Laboratory

May 2010 - August 2010

Eastman Kodak Company

Rochester, NY

Graduate Intern, CMOS Image Sensors R&D Laboratory

May 2009 - June 2009

Intel Corporation

Santa Clara, CA

Graduate Intern, Central Technology and Special Circuits Team

May 2008 - August 2008

Intel Corporation

Santa Clara, CA

Graduate Intern, Central Technology and Special Circuits Team

May 2007 - August 2007

The Scientific and Technological Research Council of Turkey

Ankara, Turkey

Part-Time Engineer, VLSI Design Center

March 2006 - June 2006

Nanomagnetics Instruments

Ankara, Turkey

Technical Intern

June 2005 - August 2005

Awards

- Cisco Research Award, 2015
- National Science Foundation CAREER Award, 2014
 - National Science Foundation's most prestigious award in support of junior faculty who exemplify the role of teacher-scholars through outstanding research, excellent education and the integration of education and research within the context of the mission of their organizations

Selcuk Köse Curriculum vitae

- USF College of Engineering Outstanding Junior Research Achievement Award, 2014
 - Only one assistant professor received this prestigious award in 2014
- Turkiye Is Bankasi Golden Youth Award for outstanding success in University Entrance Exam
 - 12th over 1.5 million candidates, Turkey, 2001
- Full scholarship and stipend awarded by Bilkent University, Ankara, Turkey, 2001-2006
- Awarded with Abroad Undergraduate Education Fellowship by Turkish Government, Turkey, 2001

Grants

National Science Foundation CAREER award (sole PI)

\$450,000

Regulator-Gating (ReGa): A New On-Chip Power Delivery Architecture

2014 - 2019

Florida Center for Cybersecurity (FC²) Seed Grant (PI: Kose & Co-PI: DeMara) \$50,000 Aging-Aware Hardware-Trojan Detection at Runtime

2015 - 2016

Cisco Research Award (sole PI)

\$30,000

On-Chip Voltage Regulation in an Advanced FDSOI Process

2015 - 2016

Publications

Book

- B1. R. Jakushokas, M. Popovich, A. V. Mezhiba, S. Köse, and E. G. Friedman, Power Distribution Networks with On-Chip Decoupling Capacitors, Second Edition, Springer, 2011, ISBN # 978-1-4419-7870-7.
 - Chinese translation by China Machine Press, 2014, Chinese ISBN # 978-7-111-44929-4

${f Journals}$

- J1. W. Yu and S. Köse, "Time-Delayed Converter-Reshuffling: An Efficient and Secure Power Delivery Architecture," IEEE Embedded Systems Letters, (Accepted May 2015).
- J2. I. Vaisband, B. Price, S. Köse, Y. Kolla, E. G. Friedman, and J. Fischer, "Distributed Power Delivery with 28 nm Ultra-Small LDO Regulator," Analog Integrated Circuits and Signal Processing, Vol. 83, Issue 3, pp. 295 - 309, March 2015.
- J3. I. Vaisband, M. Azhar, E. G. Friedman and S. Köse, "Digitally Controlled Pulse Width Modulator for On-Chip Power Management," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 22, No. 12, pp. 2527 - 2534, December 2014.
- J4. O. Uzun and S. Köse, "Converter-Gating: A Power Efficient and Secure On-Chip Power Delivery System," IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol. 4, No. 2, pp. 169 - 179, June 2014.
- J5. S. Köse, S. Tam, S. Pinzon, B. McDermott, and E. G. Friedman, "Active Filter Based Hybrid On-Chip DC-DC Converters for Point-of-Load Voltage Regulation," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 21, No. 4, pp. 680 - 691, April 2013.
- J6. I. Savidis, S. Köse, and E. G. Friedman, "Power Noise in TSV-Based 3-D Integrated Circuits," IEEE Journal of Solid-State Circuits, Vol. 48, No. 2, pp. 587 - 597, February 2013.

J7. S. Köse and E. G. Friedman, "Distributed On-Chip Power Delivery," *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, Vol. 4, No. 4, pp. 704 - 713, December 2012.

- J8. **S. Köse** and E. G. Friedman, "Efficient Algorithms for Fast IR Drop Analysis Exploiting Locality," *Integration, the VLSI Journal*, Vol. 45, No. 2, pp. 149 161, March 2012.
- J9. **S. Köse** and E. G. Friedman, "Effective Resistance of a Two Layer Mesh," *IEEE Transactions on Circuits and Systems II: Express Briefs*, Vol. 58, No. 11, pp. 739 743, November 2011.
- J10. S. Köse, E. Salman, and E. G. Friedman, "Shielding Methodologies in the Presence of Power/Ground Noise," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 19, No. 8, pp. 1458 -1468, August 2011.

Conferences

- C1. W. Yu, O. A. Uzun, and **S. Köse**, "Leveraging On-Chip Voltage Regulators as a Countermeasure Against Side-Channel Attacks," *Proceedings of the IEEE/ACM Design Automation Conference (DAC)*, pp. 1 6, June 2015.
- C2. M. E. Belviranli, W. Yu, and S. Köse, "Ultra-Fine Grain Power Management at Datapath-Level: Fact or Fiction," International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) WACI Session, March 2015.
- C3. O. Uzun and **S. Köse**, "Regulator-Gating Methodology With Distributed Switched Capacitor Voltage Converters," *Proceedings of the IEEE Computer Society Annual Symposium on VLSI*, pp. 13 18, July 2014.
- C4. **S. Köse**, "Thermal Implications of On-Chip Voltage Regulation: Upcoming Challenges and Possible Solutions," *Proceedings of the IEEE/ACM Design Automation Conference (DAC)*, pp. 1 6, June 2014.
- C5. M. Azhar and **S. Köse**, "An Enhanced Pulse Width Modulator with Adaptive Duty Cycle and Frequency Control," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 958 961, June 2014.
- C6. **S. Köse**, "Regulator-Gating: Adaptive Management of On-Chip Voltage Regulators," *Proceedings of the ACM/IEEE Great Lakes Symposium on VLSI*, pp. 105 110, May 2014.
- C7. **S. Köse**, I. Vaisband, and E. G. Friedman, "Digitally Controlled Wide Range Pulse Width Modulator for on-Chip Power Supplies," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 2251 2254, May 2013.
- C8. **S. Köse**, R. M. Secareanu, O. Hartin, and E. G. Friedman, "Current Profile of a Microcontroller to Determine Electromagnetic Emissions" *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 2650 2653, May 2013.
- C9. **S.** Köse and E. G. Friedman, "Distributed Power Delivery for Energy Efficient and Low Power Systems," *Asilomar Conference on Signals, Systems, and Computers*, November 2012, (invited paper).
- C10. **S. Köse** and E. G. Friedman, "Design Methodology to Distribute On-Chip Power in Next Generation Integrated Circuits," *IEEE 27-th Convention of Electrical and Electronics Engineers in Israel*, November 2012, (invited paper).
- C11. S. Köse and E. G. Friedman, "Power Delivery in Heterogeneous Integrated Circuits," *IEEE CAS-FEST Workshop (in conjunction with ISCAS2012)*, May 2012, (invited talk).

C12. S. Köse, S. Tam, S. Pinzon, B. McDermott, and E. G. Friedman, "An Area Efficient On-Chip Hybrid Voltage Regulator," *Proceedings of the IEEE International Symposium on Quality Electronic Design* (ISQED), pp. 398-403, March 2012.

- C13. **S. Köse** and E. G. Friedman, "Fast Algorithms for IR Voltage Drop Analysis Exploiting Locality," *Proceedings of the IEEE/ACM Design Automation Conference (DAC)*, pp. 996-1001, June 2011.
- C14. **S. Köse** and E. G. Friedman, "Distributed Power Network Co-Design with On-Chip Power Supplies and Decoupling Capacitors," *Proceedings of the ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP)*, June 2011.
- C15. I. Savidis, **S. Köse**, and E. G. Friedman, "Power Grid Noise in TSV-Based 3-D Integrated Systems," Government Microcircuit Applications and Critical Technology Conference (GOMACHTech), pp. 129-132, March 2011.
- C16. **S. Köse** and E. G. Friedman, "Simultaneous Co-Design of Distributed On-Chip Power Supplies and Decoupling Capacitors," *Proceedings of the IEEE International SoC Conference*, pp. 15-18, September 2010.
- C17. S. Köse and E. G. Friedman, "An Area Efficient Fully Monolithic Hybrid Voltage Regulator" *Proceedings* of the IEEE International Symposium on Circuits and Systems, pp. 2718-2721, May/June 2010.
- C18. **S. Köse** and E. G. Friedman, "Fast Algorithms for Power Grid Analysis Based on Effective Resistance," *Proceedings of the IEEE International Symposium on Circuits and Systems*, pp. 3661-3664, May/June 2010.
- C19. **S. Köse** and E. G. Friedman, "On-Chip Point-of-Load Voltage Regulator for Distributed Power Supplies," *Proceedings of the ACM/IEEE Great Lakes Symposium on VLSI*, pp. 377-380, May 2010.
- C20. S. Köse, E. Salman, and E. G. Friedman, "Shielding Methodologies in the Presence of Power/Ground Noise," Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 2277-2280, May 2009.
- C21. **S. Köse**, E. Salman, Z. Ignjatovic, and E. G. Friedman, "Pseudo-Random Clocking to Enhance Signal Integrity," *Proceedings of the IEEE International SoC Conference*, pp. 47-50, September 2008.

Workshop Presentations

W1. I. Vaisband, S. Köse, I. Savidis, and E. G. Friedman, "On-Chip Power Delivery," University Technology Showcase, Rochester, New York, April 6, 2011.

Patents

- P1. **S. Köse** and E. G. Friedman, "A Digitally Controlled Wide Range Pulse Width Modulator," US Patent 9,007,140, April 14, 2015.
- P2. S. Köse and O. A. Uzun, "System and Method for Voltage Regulator-Gating," US Patent 8,922,272, December 30, 2014.
- P3. **S. Köse** and O. A. Uzun, "Efficient and Secure Converter-Gating Power Delivery," US Provisional Patent Application No. 62/051,618, filed September 17, 2014.

Invited Talks

• Ultra-Fine Grain Power Management at Datapath-Level: Fact or Fiction, International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) WACI Session, Istanbul, Turkey, March 2015.

- Efficient and Secure On-Chip Power Delivery, IEEE Student Branch, University of South Florida, Tampa, Florida, March 2015.
- Distributed Power Delivery for Energy Efficiency and Low Power Systems, Asilomar Conference on Signals, Systems, and Computers, Monterey, California, November 2012.
- Design of Efficient and Trustworthy On-Chip Power Delivery Systems, Workshop on Energy-Secure System Architectures (ESSA) (In Conjunction with ISCA'14), Minneapolis, Minnesota, June 2014.
- Converter-Gating: An Efficient On-Chip Power Delivery Architecture, Intel Corporation, Santa Clara, California, June 2014.
- Converter-Gating: An Efficient On-Chip Power Delivery Architecture, Synaptics Austin Design Center, Austin, Texas, May 2014.
- Distributed On-Chip Power Delivery On-going Research and New Directions, IBM T. J. Watson Research Center, Yorktown Heights, New York, April 2013.
- Distributed Power Delivery for Energy Efficieny and Low Power Systems, Asilomar Conference on Signals, Systems, and Computers, Monterey, California, November 2012.
- High Performance Power Delivery for Nanoscale Integrated Circuits, University of South Florida, Tampa, Florida, February 2012.
- EMMA: A Methodology to Model Current Activity of a Digital Block to Determine Emission Level for a Broad Frequency Range, *RF*, *Analog*, and *Sensor Group*, Freescale Semiconductor, Tempe, Arizona, August 2010.
- Simultaneous Co-Design of Clock and Power Distribution Networks, *Central Technology and Special Circuits Team*, Intel Corporation, Santa Clara, California, March 2009.
- Un-Core Clock Distribution of Nehalem-Ex Processor and the De-Skew Machine Operation Principles, Central Technology and Special Circuits Team, Intel Corporation, Santa Clara, California, August 2007.

Teaching

• Instructor

Design II (Senior Design Project)

Design II (Senior Design Project)

Design II (Senior Design Project)

High Performance Integrated Circuit Design

Introduction to Electrical Systems I (EGN 3373)

• Co-Lecturer

Performance Issues in IC/VLSI Design and Analysis

• Teaching Assistant

VLSI Design Methodologies

Circuits and Signals

Introduction to Signals and Circuits

University of South Florida Spring 2015, 45 students Fall 2014, 40 students Spring 2014, 54 students Fall 2013, 8 students Fall 2012, > 120 students

University of Rochester Fall 2011, > 10 students

University of Rochester Fall 2009, > 10 students Fall 2006, > 30 students Spring 2007, > 35 students

• Teaching Assistant Analog Electronics Microprocessors Bilkent University, Ankara Fall 2004, Fall 2005, > 100 students Spring 2005, Spring 2006 > 100 students

Student Awards

Weize Yu

University of South Florida Presidential Doctoral Fellowship

Stipend+Tuition+Travel 2014 - 2019

Professional Activities

• Associate editor

Journal of Circuits, Systems, and Computers (JCSC), 2012 – present Microelectronics Journal, 2014 – present

• Technical program committee member

IEEE International Symposium on Quality Electronic Design (ISQED), 2015

ACM Great Lakes Symposium on VLSI, 2013 – 2015

IEEE Computer Society Annual Symposium on VLSI, 2014, 2015

ACM/IEEE System Level Interconnect Prediction (SLIP) Workshop, 2015

• Local arrangement chair

IEEE Computer Society Annual Symposium on VLSI, 2014

• External reviewer

Journals: IEEE Journal of Solid-State Circuits (JSSC), IEEE Transactions on Power Electronics (TPEL), ACM Computing Surveys, IEEE Journal on Emerging and Selected Topics in Circuits and Systems (JETCAS), IEEE Transactions on Very Large Scale Integration (VLSI) Circuits (TVLSI), IEEE Transactions Circuits and Systems-II (TCAS-II), IEEE Transactions Circuits and Systems-II (TCAS-III), IEEE Transactions Computer-Aided Design (TCAD), IEEE Electron Device Letters (EDL), ASP Journal of Low Power Electronics (JOLPE), Analog Integrated Circuits and Signal Processing, Integration, the VLSI Journal, IET Circuits, Devices & Systems, Microelectronics Journal

Conferences: International Conference on Computer-Aided Design (ICCAD), International Symposium on Quality Electronic Design (ISQED), Design, Automation and Test in Europa (DATE), International Conference on Circuits and Systems (ISCAS), International Conference on Computer Design (ICCD), System-on-Chip Conference (SOCC), Asia Pacific Conference on Circuits and Systems (APCCAS), International Workshop on Power And Timing Modeling, Optimization and Simulation (PATMOS), Asia Symposium on Quality Electronic Design (ASQED), International Symposium on Networks-on-Chip (NOCS), Great Lakes Symposium on VLSI (GLSVLSI), International Conference on Very Large Scale Integration (VLSI-SOC)

• Professional Societies Member, IEEE Member, ACM

Service

Government

 Participant at the "CCC/SIGDA Workshop on Extreme Scale Design Automation" visioning workshop (invitation only), organized by ACM special interest group on design automation (ACM/SIGDA), 02/21-22/2014

• NSF Panelist, 2014, 2015

University of South Florida

- Member of the USF System Research Council , Fall'15 present
 - Represent College of Engineering on matters pertaining to policies and procedures intended to promote growth, excellence, and integrity in research and creative activity throughout the university community.
- Member of the Departmental Faculty Search Committee, 2014 2015
- Internal NSF CAREER reviewer, 2014, 2015
- Member of the Electrical Engineering Design Committee, Spring'14 present
- Member of the Electrical Engineering Student Success Committee, Fall'12 present