# Understanding of Linux Kernel Memory Model

SeongJae Park <sj38.park@gmail.com>


#### **Great To Meet You**

- SeongJae Park <<u>sj38.park@gmail.com</u>>
- Started contribution to Linux kernel just for fun since 2012
- Developing Guaranteed Contiguous Memory Allocator
  - Source code is available: <a href="https://lwn.net/Articles/634486/">https://lwn.net/Articles/634486/</a>
- Maintaining Korean translation of Linux kernel memory barrier document
  - The translation has merged into mainline since v4.9-rc1
  - https://git.kernel.org/cgit/linux/kernel/git/torvalds/linux.git/tree/Documentation/ko\_KR/memory-barriers.txt?h=v4.9-rc1




#### Programmers in Multi-core Land

- Processor vendors changed their mind to increase number of cores instead of clock speed a decade ago
  - Now, multi-core system is prevalent
  - Even octa-core portable bomb in your pocket, maybe?



#### Programmers in Multi-core Land

- Processor vendors changed their mind to increase number of cores instead of clock speed a decade ago
  - Now, multi-core system is prevalent
  - Even octa-core portable bomb in your pocket, maybe?
- As a result, the free lunch is over;
   parallel programming is essential for high performance and scalability



#### Writing Correct Parallel Program is Hard

 Compilers and processors care only Instructions Per Cycle, not programmer's goal such as response time or throughput of meaningful progress

#### Writing Correct Parallel Program is Hard

- Compilers and processors care only Instructions Per Cycle, not programmer's goal such as response time or throughput of meaningful progress
- Nature of parallelism is counter-intuitive
  - O Time is relative, before and after is ambiguous, even simultaneous available

CPU 0	CPU 1
A = 1; B = 1; A = 2; B = 2;	assert(B == 2 && A == 1)

CPU 1 assertion can be true on most parallel programming environments

#### Writing Correct Parallel Program is Hard

- Compilers and processors care only Instructions Per Cycle, not programmer's goal such as response time or throughput of meaningful progress
- Nature of parallelism is counter-intuitive
  - O Time is relative, before and after is ambiguous, even simultaneous available
- C language developed with Uni-Processor assumption
  - "Et tu, C?"

CPU 0	CPU 1
A = 1; B = 1; A = 2; B = 2;	assert(B == 2 && A == 1)

CPU 1 assertion can be true on most parallel programming environments


#### TL; DR

- Memory operations can be reordered, merged, or discarded in any way unless it violates memory model defined behavior
  - o In short, "We're all mad here" in parallel land
- Knowing memory model is important to write correct, fast, scalable parallel program




### Reordering for Better IPC


Programmer writes program in C-like human readable language




- Programmer writes program in C-like human readable language
- Compiler translates human readable code into assembly language



- Programmer writes program in C-like human readable language
- Compiler translates human readable code into assembly language
- Assembler generates executable binary from the assembly code



- Programmer writes program in C-like human readable language
- Compiler translates human readable code into assembly language
- Assembler generates executable binary from the assembly code
- Processor sequentially(?) executes instruction sequence in the binary




- Programmer writes program in C-like human readable language
- Compiler translates human readable code into assembly language
- Assembler generates executable binary from the assembly code
- Processor **sequentially(?)** executes instruction sequence in the binary

Actually, processor can execute instruction as it wants only if the result is same with sequential execution




#### Instruction Level Parallelism (ILP)

- Pipelining introduces instruction level parallelism
  - Each instruction is splitted up into a sequence of steps;
     Each step can be executed in parallel, instructions can be processed concurrently



#### Instruction Level Parallelism (ILP)


- Pipelining introduces instruction level parallelism
  - Each instruction is splitted up into a sequence of steps;
     Each step can be executed in parallel, instructions can be processed concurrently



If not pipelined, **3 cycles per instruction**3-depth pipeline can retire 3 instructions in 5 cycle: **1.7 cycles per instruction** 

#### Dependent Instructions Harm ILP


 If an instruction is dependent to result of previous instruction, it should wait until the previous one finishes execution



In this case, *instruction 2* depends on result of *instruction 1* (e.g., first instruction modifies opcode of next instruction)

#### Dependent Instructions Harm ILP


 If an instruction is dependent to result of previous instruction, it should wait until the previous one finishes execution



In this case, *instruction 2* depends on result of *instruction 1* (e.g., first instruction modifies opcode of next instruction) 7 cycles for 3 instructions: **2.3 cycles per instruction** 

#### Instruction Reordering Helps Performance


- By reordering dependent instructions to be located in far away, total execution time can be shorten
- If the reordering is guaranteed to not change the result of the instruction sequence, it would be helpful for better performance



instruction 2 depends on result of instruction 1 (e.g., first instruction modifies opcode of next instruction)

#### Instruction Reordering Helps Performance

- By reordering dependent instructions to be located in far away, total execution time can be shorten
- If the reordering is guaranteed to not change the result of the instruction sequence, it would be helpful for better performance



instruction 2 depends on result of instruction 1 (e.g., first instruction modifies opcode of next instruction)
By reordering instruction 2 and 3, total execution time can be shorten 6 cycles for 3 instructions: **2 cycles per instruction** 

#### Reordering is Legal, Encouraged Behavior, But...

- If program causality is guaranteed, any reordering is legal
- Processors and compilers can make reordering of instructions for better IPC

#### Reordering is Legal, Encouraged Behavior, But...

- If program causality is guaranteed, any reordering is legal
- Processors and compilers can make reordering of instructions for better IPC


- program causality defined with single processor environment
- IPC focused reordering unawares programmer perspective performance goal like throughput or latency
- On Multi-processor system, reordering can harm not only programmer perspective correctness, but also performance



# Counter-intuitive Nature of Parallelism


#### Time is Relative ( $E = MC^2$ )

- Each CPU generates their events in their time, observes effect of events in relative time
- It is impossible to define absolute order of two concurrent events;
   Only relative observation order is possible



#### Relative Event Propagation of Hierarchical Memory

- Most systems equip hierarchical memory for better performance and space
- Propagation speed of an event to a given core can be influenced by specific sub-layer of memory



If CPU 0 Message Queue is busy, CPU 2 can observe an event from CPU 1 (event A) followed by an event of CPU 0 (event B) though CPU 1 observed event B before generating event A


#### Cache Coherency is Eventual

- It is well known that cache coherency protocol helps system memory consistency
- In actual, cache coherency guarantees eventual consistency only
- Every effect of each CPU will eventually become visible on all CPUs, but There's no guarantee that they will become apparent in the same order on those other CPUs



#### System with Store Buffer and Invalidation Queue


 Store Buffer and Invalidation Queue deliver effect of event but does not guarantee order of observation on each CPU



# C-language and Multi-Processor

#### C-language Doesn't Know Multi-Processor

- By the time of initial C-language development, multi-processor was rare
- As a result, C-language has only few guarantees about memory operations on multi-processor
- Linux kernel uses compiler directive and volatile keyword to enforce memory ordering
- C11 has much more improvement, though



### Memory Models

#### Each Environment Provides Own Memory Model

- Memory Model defines how memory operations are generated, what effects it makes, how their effects will be propagated
- Each programming environment like Instruction Set Architecture,
   Programming language, Operating system, etc defines own memory model
  - Most modern language memory models (e.g., Golang, Rust, ...) aware multi-processor



http://www.sciencemag.org/sites/default/files/styles/article\_main\_large/public/Memory.jpg?itok=4FmHo7M5

#### Each ISA Provides Specific Memory Model

- Some architectures have stricter ordering enforcement rule than others
- PA-RISC CPU<sub>S</sub> is strictest, Alpha is weakest
- Because Linux kernel supports multiple architectures, it defines its memory model based on weakest one, Alpha

zSeries <sup>®</sup>	(x86 OOStore)	x86	SPARC TSO	(SPARC PSO)	(SPARC RMO)	POWER <sup>1M</sup>	PA-RISC CPUs	(PA-RISC)	IA64	ARMv7-A/R	AMD64	Alpha	
	Y				Y	Y		Y	Y	Y		Y	Loads Reordered After Loads?
	Y				Y	Y		Y	Y	Y		Y	Loads Reordered After Stores?
	Y			Y	Y	Y		Y	Y	Y		Y	Stores Reordered After Stores?
Y	Y	Y	Y	Y	Y	Y	5 8	Y	Y	Y	Y	Y	Stores Reordered After Loads?
					Y	Y			Y	Y		Y	Atomic Instructions Reordered With Loads?
				Y	Y	Y			Y	Y		Y	Atomic Instructions Reordered With Stores?
												Y	Dependent Loads Reordered?
Y	Y	Y	Y	Y	Y	Y			Y	Y		Y	Incoherent Instruction Cache/Pipeline?


#### Synchronization Primitives

- Though reordering and asynchronous effect propagation is legal,
   synchronization primitives are necessary to write human intuitive program
- Most memory model provides synchronization primitives like atomic instructions, memory barrier, etc



#### **Memory Barriers**

- To allow synchronization of memory operations, memory model provides enforcement primitives, namely, memory barriers
- In general, memory barriers guarantee
   effects of memory operations issued before it
   to be propagated to other components (e.g., processor) in the system
   before memory operations issued after the barrier
- In general, memory barrier is expensive operation



READ A and WRITE B can be reordered but READ C is guaranteed to be ordered after {READ A, WRITE B}

#### Linux Kernel Memory Model

- Defined by weakest architecture, Alpha
  - Almost every combination of reordering is possible
- Provides rich set of atomic instructions
  - o atomix\_xchg(), atomic\_inc\_return(), atomic\_dec\_return(), ...
- Provides CPU level barriers, Compiler level barriers, semantic level barriers
  - Compiler barriers: WRITE\_ONCE(), READ\_ONCE(), barrier(), ...
  - CPU barriers: mb(), wmb(), rmb(), smp\_mb(), smp\_wmb(), smp\_rmb(), ...
  - Semantical barriers: ACQUIRE operations, RELEASE operations, ...
  - For detail, refer to <a href="https://www.kernel.org/doc/Documentation/memory-barriers.txt">https://www.kernel.org/doc/Documentation/memory-barriers.txt</a>
- Because different barrier has different overhead, only necessary barrier should be used in necessary case for high performance and scalability

### **Case Studies**

- Memory Operation Reordering is totally LEGAL unless it breaks causality
- Both of CPU and Compiler can do it, even in Single Processor

CPU 0	CPU 1	CPU 2
A = 1; B = 1;	while (B == 0) {} C = 1;	<pre>Z = C; X = A; assert(z == 0    x == 1)</pre>

- Memory Operation Reordering is totally LEGAL unless it breaks causality
- Both of CPU and Compiler can do it, even in Single Processor

CPU 0	CPU 1	CPU 2
A = 1; B = 1;	while (B == 0) {} C = 1;	Z = C; X = A; assert( <b>z == 0</b>    x == 1)

:)

- Memory Operation Reordering is totally LEGAL unless it breaks causality
- Both of CPU and Compiler can do it, even in Single Processor

CPU 0	CPU 1	CPU 2
A = 1; B = 1;	while (B == 1) {} C = 1;	Z = C; X = A; assert(z == 0    x == 1)

- Memory Operation Reordering is totally LEGAL unless it breaks causality
- Both of CPU and Compiler can do it, even in Single Processor

CPU 0	CPU 1	CPU 2
B = 1;	while (B == 0) {} C = 1;	Z = C; X = A; assert(z == 0    x == 1)
A = 1;		assert(z == 0    X == 1)

- Memory Operation Reordering is totally LEGAL unless it breaks causality
- Both of CPU and Compiler can do it, even in Single Processor

CPU 1	CPU 2
	X = A;
	Z = C;
2,	assert(z == 0    x == 1)
	?????
	CPU 1  while (B == 0) {}  C = 1;

- Memory Operation Reordering is totally LEGAL unless it breaks causality
- Both of CPU and Compiler can do it, even in Single Processor
- Memory barrier enforces operations specified before it appear as happened to operations specified after it


CPU 0	CPU 1	CPU 2
A = 1; wmb(); B = 1;	<pre>while (B == 0) {}     mb();     C = 1;</pre>	<pre>Z = C; rmb(); X = A; assert(z == 0    x == 1)</pre>

- Memory Operation Reordering is totally LEGAL unless it breaks causality
- Both of CPU and Compiler can do it, even in Single Processor
- Memory barrier enforces operations specified before it appear as happened to operations specified after it
- In some architecture, even Transitivity is not guaranteed
  - o Transitivity: B happened after A; C happened after B; then C happened after A

CPU 0	CPU 1	CPU 2
A = 1; wmb(); B = 1;	while (B == 0) {}  mb();  C = 1;	<pre>Z = C; rmb(); X = A; assert(z == 0    x == 1)</pre>


#### Transitivity for Scheduler and Workers

Scheduler and each workers made consensus about order



#### Transitivity between Scheduler and Worker


Scheduler and each workers made consensus about order



#### Transitivity between Scheduler and Worker

Scheduler and each workers made consensus about order

But, worker B and worker Z didn't made consensus



# Code Examples

Compiler can remove loop entirely

```
C code

Assembly language code

static int the_var;
void loop(void)
{
   int i;
   for (i = 0; i < 1000; i++)
        the_var++;
}

Loop:
   .cfi_startproc
   addl $1000, the_var(%rip)
   ret
   .cfi_endproc
   .LFE106:</pre>
```

Store to the\_var could not be seen by others

```
Assembly language code
C code
                                                         loop:
static int the var;
void loop(void)
                                                                         the_var(%rip), %ecx
                                                                 movl
        int i;
                                                         .L175:
        for (i = 0; ACCESS_ONCE(i) < 1000; i++)</pre>
                the_var++;
                                                                 addl
                                                                         $1, %eax
                                                                 cmpl
                                                                          $999, %edx
                                                                 jle
                                                                          .L175
                                                                 movl
                                                                         %esi, the_var(%rip)
                                                         .L170:
                                                                 rep ret
```

Still, store to `the\_var` not issued for every iteration

```
Assembly language code
C code
                                                         loop:
static int the_var;
void loop(void)
                                                                         the_var(%rip), %ecx
                                                                 movl
        int i;
                                                         .L175:
        for (i = 0; ACCESS_ONCE(i) < 1000; i++)</pre>
                the_var++;
                                                                 addl
                                                                         $1, %eax
                                                                 cmpl
                                                                         $999, %edx
                                                                 jle
                                                                          .L175
                                                                         %esi, the_var(%rip)
                                                                 movl
                                                         .L170:
                                                                 rep ret
```

- Volatile enforce compiler to issue memory operation (Note that it is not enforced to do access DRAM)
- However, repetitive LOAD may harm performance

```
Assembly language code
C code
                                                         loop:
static volatile int the_var;
void loop(void)
                                                          .L174:
                                                                  movl
                                                                          the_var(%rip), %edx
        int i;
        for (i = 0; ACCESS_ONCE(i) < 1000; i++)</pre>
                                                                  addl
                                                                          $1, %edx
                the var++;
                                                                          %edx, the var(%rip)
                                                                  movl
                                                                  cmpl
                                                                          $999, %edx
                                                                  jle
                                                                          .L174
                                                          .L170:
                                                                  rep ret
                                                                  .cfi_endproc
```

- Complete memory barrier can help the case
- Does LOAD once and uses register for loop condition check

```
Assembly language code
C code
static int the_var;
                                                       loop:
void loop(void)
                                                        .LFB106:
        int i;
                                                        .L172:
        for (i = 0; i < 1000; i++)
                                                                addl
                                                                       $1, the_var(%rip)
                the var++;
                                                                subl
                                                                       $1, %eax
                barrier();
                                                                        .L172
                                                                jne
                                                               rep ret
                                                                .cfi_endproc
```

#### Progress perception

- Code does issue LOAD and STORE, but...
- see\_progress() sees no progress because change made by a processor propagates to other processor eventually, not immediately

```
C code
                                                        Assembly language code
static int prgrs;
                                                        do_progress:
void do progress(void)
                                                                addl
                                                                        $1, prgrs(%rip)
        prgrs++;
                                                                ret
                                                        see_progress:
void see_progress(void)
        static int last_prgrs;
                                                                        prgrs(%rip), %eax
                                                                movl
        static int seen;
        static int nr_seen;
                                                                        .L193
                                                                jle
        seen = prgrs;
                                                                addl
                                                                        $1, nr seen.5542(%rip)
        if (seen > last_prgrs)
                                                        .L193:
                nr seen++;
                                                                        %eax, last_prgrs.5540(%rip)
                                                                movl
        last prgrs = seen;
                                                                ret
                                                                .cfi_endproc
```

#### Progress perception

Read barrier and write barrier helps the situation

```
Assembly language code
C code
static int prgrs;
                                                        do_progress:
void do_progress(void)
                                                                        $1, prgrs(%rip)
                                                                addl
        prgrs++;
        smp wmb();
                                                                sfence
                                                                ret
void see_progress(void)
                                                        see_progress:
        static int last_prgrs;
                                                                lfence
        static int seen;
        static int nr_seen;
                                                                        prgrs(%rip), %eax
                                                                movl
        smp_rmb();
        seen = prgrs;
                                                                        .L193
                                                                jle
        if (seen > last_prgrs)
                nr_seen++;
                                                                addl
                                                                        $1, nr_seen.5542(%rip)
        last_prgrs = seen;
                                                        .L193:
                                                                        %eax, last_prgrs.5540(%rip)
                                                                movl
```

# Memory Ordering of X86

#### Neither Loads Nor Stores Are Reordered with Likes

CPU 0	CPU 1	
STORE 1 X STORE 1 Y	R1 = LOAD Y R2 = LOAD X	
R1 == 1 && R2 == 0 impossible		

#### Stores Are Not Reordered With Earlier Loads

CPU 0	CPU 1	
R1 = LOAD X STORE 1 Y	R2 = LOAD Y STORE 1 X	
R1 == 1 && R2 == 1 impossible		

# Loads May Be Reordered with Earlier Stores to Different Locations

CPU 0	CPU 1	
STORE 1 X R1 = LOAD Y	STORE 1 Y R2 = LOAD X	
R1 == 0 && R2 == 0 possible		

### Intra-Processor Forwarding Is Allowed

CPU 0	CPU 1	
STORE 1 X R1 = LOAD X R2 = LOAD Y	STORE 1 Y R3 = LOAD Y R4 = LOAD X	
R2 == 0 && R4 == 0 possible		

### Stores Are Transitively Visible

CPU 0	CPU 1	CPU 2
STORE 1 X	R1 = LOAD X STORE 1 Y	R2 = LOAD Y R3 = LOAD X
R1 == 1 && R2 == 1 && R3 == 0 impossible		

## Stores Are Seen in a Consistent Order by Others

CPU 0	CPU 1	CPU 2	CPU 3
STORE 1 X	STORE 1 Y	R1 = LOAD X R2 = LOAD Y	R3 = LOAD Y R4 = LOAD X
R1 == 0 && R2 == 0 && R3 == 1 && R4 == 0 impossible			

#### X86 Memory Ordering Summary

- LOAD after LOAD never reordered
- STORE after STORE never reordered
- STORE after LOAD never reordered
- STOREs are transitively visible
- STOREs are seen in consistent order by others
- Intra-processor STORE forwarding is possible
- LOAD from different location after STORE may be reordered

- In short, quite reasonably strong enough
- For more detail, refer to `Intel Architecture Software Developer's Manual`

#### Summary

- Nature of Parallel Land is counter-intuitive
  - Cannot define order of events without interaction
  - Ordering rule is different for different environment
  - Memory model defines their ordering rule
  - In short, they're all mad here
- For human-intuitive and correct program, interaction is necessary
  - Every memory model provides synchronization primitives like atomic instruction and memory barrier, etc
  - Such interaction is expensive in common
- Linux kernel memory model is based on weakest memory model, Alpha
  - o Kernel programmers should assume Alpha when writing architecture independent code
  - Because of the expensive cost of synchronization primitives, programmer should use only necessary primitives on necessary location

