Speed and size-optimized implementations of the PRESENT cipher for AVR machines

Kostas Papagiannopoulos Aram Verstegen

Radboud Universiteit Nijmegen

Abstract. We present our progress in experimenting with the PRESENT block cipher to optimize it for the AVR architecture in both the direction of speed and area.

1 PRESENT

PRESENT [2] is an ultra-lightweight 64-bit block cipher using 80-bit or 128-bit keys based on a substitution/permutation network. PRESENT uses exclusive-or as a round key, a 4-bit substitution layer and a 4-bit period bit position permutation network in 31 rounds, and a final round key. Key scheduling is a combination of bit rotation, S-box application and exclusive-OR with the round counter.

PRESENT was adopted by ISO as a standard for a lightweight block cipher. [7]

We chose PRESENT as a cipher to work on within a project to write and optimize AVR crypto code because we deemed it extremely wellsuited for a simple microcontroller, and felt it was within our grasp to implement and optimize correctly within the allotted time.

Constructs found in PRESENT are also used in the SPONGENT [1] hash function, so the optimizations we present here might also interest SPONGENT implementors.

2 Speed optimizations

2.1 PRESENT S-Box

In this section we examine the S-Box of the PRESENT cipher from the speed perspective and we view it as a standalone component. We start from the original S-Box, identify its performance issues (section 2.1) and we expand it to the more efficient Squared S-Box (section 2.1). Based on these improvements, we examine the S-Box and permutation layer combined in section 2.2.

									7									
	S-Box[x]	C	5	6	В	9	0	Α	D	3	Е	F	8	4	7	1	2	
Table	e 1. The	or	ig	in	al	S-	В	ΟX	of	t	he	Р	RI	ES:	ΕN	$\overline{\mathrm{IT}}$	ci	pher.

Original S-Box The original S-Box, presented by Bogdanov et al. [2] consists of 16 different S-Boxes, each with a 4-bit input and a 4-bit output, as show below.

The core issue with the 4-bit S-Box is the penalty in accessing it, if stored in a lookup table. The AVR architecture is designed to enable fast access for 8-bits at a time. Thus, a lookup table with of the original S-Box is rather small (16 bytes for an unpacked version, 8 bytes for a packed one), but it is also rather inefficient due to the required shifts and XOR operations that need to take place before and after each table lookup.

Squared S-Box A solution to the afore mentioned problem is to construct a new lookup table that is custom made for the 8-bit AVR architecture. In the following table, we demonstrate a Squared S-Box, which uses an 8-bit input and produces an 8-bit output. As a result, there is no need for overhead computation and the substitution consists of a single lookup.

The Squared S-Box described, is an efficient and viable solution with

	00							
S-Box[x]								
x	10	11	12	13	 1C	1D	1E	1F
S-Box[x]	5C	55	56	5B	 54	57	51	52

Table 2. The first two lines of the 256-byte Squared S-Box. It substitutes one byte at a time, without any overhead.

respect to the cipher's substitution layer. It is custom made for the 8-bit AVR architecture and allows us to perform byte substitutions with a single FLASH memory lookup. Furthermore, it is relatively size-efficient, consisting of 256 bytes, thus, it can also be transfered to ATtiny45 SRAM from FLASH memory during the initialization process of the algorithm. The memory transfer is viable, since ATtiny45 possesses 256 bytes of SRAM and it will reduce the lookup cost by 33%, i.e. to perform a lookup, the software will use the 1d instruction (load from SRAM - 2 clock cycles), instead of 1pm instruction (load from FLASH memory - 3 clock cycles). The only processing penalty consists of a 256 byte transfer from FLASH to SRAM which will occur only once, preferably in the beginning or setup phase.

2.2 PRESENT S-Box and Permutation Layer

Although the Squared S-Box lookup table solution is viable for the PRESENT cipher, we need to stress the fact that the PRESENT cipher possesses a complex permutation layer, requiring a large number of shift and rotate operations. The AVR architecture is not capable of performing fast shifts and rotations, e.g. an n-bit shift requires n clock cycles, and thusly we have to look for alternatives.

Merged SP Lookup Tables In this direction, work by Peter Schwabe [6] on ATmega¹ suggested the usage of multiplications instead of rotation-s/shifts, however this is not viable on ATtiny due to the fact that they do not possess native multiplication instructions. The fastest approach that we identified for the permutation layer is the idea developed by Zheng Gong and Bo Zhu [8, 4]. Specifically, they exploited the internal structure of the permutation layer, i.e. the fact that every output of a 4-bit S-Box will contribute one bit to the cipher (the underlying pattern for the permutation is the following: $for \ k : old \ position, \ l : new \ position, \ l = f(k) = 16(kmod4) + (kdiv4)$). Thus, the first 2 bits of the output are derived from the first two 4-bit S-Boxes, i.e. from the first byte of the previous state.

Using these observations, they crafted four 256-byte lookup tables (1024 bytes in total) that *merge* the S-Box and the permutation layer and as a result, the whole SP network is performed via table lookups. On the downside, we have to perform one lookup for every two bits, resulting in 32 lookups for a 64-bit state (compared to the Squared S-Box that required only 8 lookups for a 64-bit state). Moreover, we need 1024 bytes to store the tables, thus it is not possible to transfer them to the SRAM. The 33% speedup obtained in section 2.1 is only possible in an AVR microcontroller with at least 1024 bytes of internal SRAM, for instance ATtiny1634.

Fast Lookup Table Access In order to decrease the computational penalty of the table lookups, we performed several code-level optimizations. Below, we demonstrate the code required to perform a single table lookup from FLASH memory.

Fig. 1. Fast S-box table access.

¹ Benchmarking was performed on ATmega2560.

² Additional external SRAM is not an option, since it is at least as slow as FLASH memory.

We aim to keep the changes required in ZH to a minimum. Thus, we align the four 256-byte tables such that they can be accessed by using only the ZL register as an index and keeping ZH unchanged. Elaborating, the four lookup tables Lookup Table 3, Lookup Table 2, Lookup Table 1, Lookup Table 0 (section 2.2) start from 0x0600, 0x0700, 0x0800, 0x0900 respectively and thus, the 8 high bits of the address part (0x06, 0x07, 0x08, 0x09) remain the same and the 8 low bits can act as the table index, ranging from 0 to 255 (0x00 to 0xFF).

To similar end, we group lookups that search in the same table, as follows. We perform the maximum amount of grouped table lookups, given

Fig. 2. Batched lookup table access.

the limited number of registers. Withing each grouping, ZH remains the same.

2.3 Key Update Function

They key update function of the PRESENT cipher consists of three operations, namely, key rotation, key substitution and key XOR the round counter. We present the optimizations performed below.

Key Rotation Operation The algorithm specifies that the key must be rotated by 61 bits to the left. Given the fact that rotations/shifts are computationally expensive, we transform 61 left rotations to 19 right rotations, which can be further reduced to 16 right rotations and 3 right rotations. The 16 right rotations can be easily performed with the mov instructions and the 3 remaining are carried out with the ror and shr commands.

Key Substitution Operation The highest 4 bits of the 80-bit key used by PRESENT cipher, must go through the S-Box. To avoid again 4-bit memory access, we craft another Squared S-Box that substitutes the 4 high bits of the 8-bit input, while the low 4 bits remain unchanged. The resulting table can be seen below and the key substitution operation consists of a single lookup.

Key XOR Round Counter Operation The algorithm specifies that the key bits 15, 16, 17, 18, 19 must be XORed with the round counter. The issue is that -under the current representation- bits 0...7 will be stored in register 0, bits 8...15 will be stored in register 1 and bits

	l		l			0D		
S- $Box[x]$	C0	C1	C2	C3	 CC	CD	CE	CF
	_			_	_	1D		
S-Box[x]	50	5	56	5B	 5C	5D	5E	5F

Table 3. Squared S-Box for key substitution, operating only on the high 4 bits of the input.

16...23 will be stored in register 2. As a result parts of the round counter need to be XORed with different parts of two separate registers. However, if we perform the XOR operation before the key rotation operation, the bits that will be operated on are bits 34,35,36,37,38 which span a single register (using the previous representation, they are located in register 4). Performing this operation before the key rotation does not affect the outcome or security of the algorithm.

2.4 Bitslicing

NOTE: This is not a valid/verified section yet - we only present thoughts on the possibility of bitslicing. To be reconsidered.

Bitslicing has been performed before for PRESENT [5]. In order to perform bitslicing in AVR, there is need for a large amount of SRAM, e.g. for a fully-blown bitslicing, we need 8*64=512 bytes of SRAM. With this approach we perform 64 encryptions in bitsliced form and we no longer need the permutation layer. On the downside, there will traffic between registers and SRAM and also, we cannot use lookup tables for the substitution layer and thus, we have to implement the S-Box with boolean functions that operate on each state bit.

3 Size optimizations

Here we will list some of the size improvements we were able to apply to the PRESENT algorithm. While these modifications make the algorithm operate more slowly, the reduction in size would allow the cipher to be included in microcontrollers with smaller available code area. Our version requires 205 AVR instructions (410 bytes of code) for both the encryption and decryption routines, plus two times 8 bytes for packed tables of S-box values at memory addresses 0×100 and 0×200 . We believe this should be sufficiently small for the code to be included in an AVR machine with 1K of available Flash storage, while still allowing over half of the available area to be devoted to application-specific code.

Unfortunately, every opcode in the AVR instruction set is 16-bits wide, so there is nothing to be gained from exchanging any instructions for equivalent smaller ones (such as for example $adiw\ Rd,\ 1$ being more concisely expressed as $inc\ Rd$ on x86 machines). Furthermore the AVR employs a Harvard architecture, where there is a strict separation between data and code memory; this prevents us from dynamically computing new

opcodes in memory to be executed later. Finally we note there are no 'bulk' instructions which operate on several registers at once.

However, we do have access to some instructions that are specific to the AVR architecture and are uniquely suited to making parts of the code more condensed by virtue of their expressiveness, such as the swap and cbr instructions.

3.1 Serialization

The biggest size optimization we have implemented is serialization of the algorithm, keeping part of the state in SRAM while we operate on fewer registers. This reduces the instruction count on all parts of the round update procedure except for key scheduling.

We have chosen to keep 4 bytes of state in registers at a time, as we believe it allows us to apply the permutation layer of the algorithm in software with the most size-efficiency. Using even fewer state bytes in registers might allow for greater size reductions in other areas of the code, but applying the permutation layer may turn out to be more troublesome in that case.

3.2 S-box packing

Fig. 3. Unpacking bytes into nibbles in a constant cycle count takes us 8 instructions whereas unpacking unpacked nibbles takes us only 1. The net gain is only 2 bytes of code.

The PRESENT S-boxes work on 4-bit nibbles, but defining a table of nibbles in the code at first seemed less size-efficient than packing the nibbles into bytes to be unpacked. This would save 8 bytes per S-box table to start with, but we need 5 to 8 instructions in stead of a ld (load) depending on whether or not we care about timing attacks to unpack the nibbles which diminishes the size benefit to 2 bytes of code. See Figure 3.

3.3 Permutation layer

The code to apply permutations to the state in software borrows heavily from the AVR implementation of PRESENT drafted in Leuven by Eisenbarth et al [3]. Since the permutation follows a 4-bit period in the input it seems most efficient to use 4 bytes of I/O when rotating bits off of registers into corresponding new positions.

In the Leuven implementation one bit is rolled off from 4 state registers into one output register and this block is done twice, completing one output byte. It has made ingenious use of the side-effect that both the input and the output are being rotated, allowing the operation to be reversed depending on the offset at which the procedure is called.

3.4 Branching on SREG flags

A subtle but real size optimization we implemented focused on the code used to drive repeated operations. The construct in Figure 4 allows the implementer to let a block of code be executed twice, while allowing them to take control of the machine before, after and in between these code blocks. In our implementation this has been applied to the substitution and permutation layer procedures to save a few instructions. This does not affect the cycle count relative to the state or input. This construct also allows the *unpack_sBox* code we just defined to be inlined into our S-box procedure, saving 2 more instructions.

Fig. 4. A construct that uses the state register to re-do a block twice with code executing before, after and in between, allowing more code to be inlined.

We have used this construct in the procedures for both steps of applying the SP-network while retaining the property that these procedures can be called from two different offsets.

In the substitution procedure one offset substitutes only the low nibble. The calling code applies this part, swaps the nibbles, applies it again and swaps the nibbles back.

In the permutation procedure the operations on 4 input bits is done twice, to complete one output byte.

3.5 Keying and key scheduling

Because we have serialized part of the algorithm our key register needs to be rotated when changing the context between steps that apply to the higher and lower 4 bytes of the cipher's state. Because we required a procedure to rotate the key register for key scheduling anyway, that code can be reused for this purpose, and we can still apply the exclusive-or to part of the key register in the ideal position (i.e. where the bytes of the key register line up with the round counter register).

The inverse key scheduling procedure is only needed in the decryption routine, so we were able to inline it into the decryption round and combine the operations for key scheduling and rotating the register to the appropriate position for the next round.

3.6 Reducing code size for specific applications

While the attained size of the implementation of PRESENT should suffice for use in real-world applications, some of the input and output procedures as well as the S-box unpacking code can be omitted when only encryption or encryption is required in the application. This is highlighted in the source code using comments.

4 Conclusion

We've compared our results to the existing AVR implementation by Eisenbarth et al [3] and are pleased to announce we were able to halve the code size and gain about 13% speed increase. We note that having access to a larger SRAM could allow the lookup tables for the speed-optimized version to incur a lower overhead, and reduce an estimated 10% more cycles per encryption.

	Reference	Speed optimized	Size optimized
Size (bytes)	936	1794	426
Encryption (cycles)	10723	8721	90725
Decryption (cycles)	11239	-	102257
RAM (bytes)	0	18	18

References

- Andrey Bogdanov, Miroslav Knežević, Gregor Leander, Deniz Toz, Kerem Varıcı, and Ingrid Verbauwhede. Spongent: A lightweight hash function. Cryptographic Hardware and Embedded Systems-CHES 2011, pages 312–325, 2011.
- Andrey Bogdanov, Lars Knudsen, Gregor Leander, Christof Paar, Axel Poschmann, Matthew Robshaw, Yannick Seurin, and Charlotte Vikkelsoe. Present: An ultra-lightweight block cipher. Cryptographic Hardware and Embedded Systems-CHES 2007, pages 450–466, 2007.

- 3. Thomas Eisenbarth, Zheng Gong, Tim Güneysu, Stefan Heyse, Sebastiaan Indesteege, Stéphanie Kerckhof, François Koeune, Tomislav Nad, Thomas Plos, Francesco Regazzoni, et al. Compact implementation and performance evaluation of block ciphers in attiny devices. *Progress in Cryptology-AFRICACRYPT 2012*, pages 172–187, 2012.
- 4. Zheng Gong, Pieter Hartel, Svetla Nikova, and Bo Zhu. Towards secure and practical macs for body sensor networks. *Progress in Cryptology-INDOCRYPT 2009*, pages 182–198, 2009.
- Philipp Grabher, Johann Großschädl, and Dan Page. Light-weight instruction set extensions for bit-sliced cryptography. Cryptographic Hardware and Embedded Systems-CHES 2008, pages 331–345, 2008.
- 6. Michael Hutter and Peter Schwabe. NaCl on 8-bit avr microcontrollers.
- Information technology Security techniques Lightweight cryptography Part 2: Block ciphers, 2011.
- 8. Bo Zhu Zheng Gong. Software implementapresent tion of block cipher for 8-bit platforms. http://cis.sjtu.edu.cn/index.php/Software_Implementation_of_Block_Cipher_PRESENT_for_8-Bit_Platforms, 2013. [Online; accessed 19-February-2013].