High Level Synthesis

Homework 3

Konstantinos Roumoglou

May 2, 2024

1 EXERCISE 1

- We start our implementation in Catapult and we define as top module to hierarchy the function "compute_row_sum".
- We select the appropriate libraries. In mapping, we set the clock at 500 MHz.
- Then in architecture part we define memory interfaces for input variables as: "ccs_sample_mem.css_ram_sync_1R1W".
- We run simulation(RTL) and table results are the following.



Figure 1: Table

•

- We try to insert pipelines and fail. This is because there is dependency within the for loops due to row_sum[i] += a[i][j]. The calculation of the sum of each row depends on the previous results.
- We remake our code to be able to insert pipeline.

• After that change we run the simulation and we take the following results from Table.




- We observe that runtime is significantly reduced.
- Finally, we confirm the correct operation of the code via Questa Sim.

```
Info: Collecting data completed
    captured 100 values of a
    captured 100 values of row_spa
Info: scverify_top/user_tb: Simulation completed
: Checking results
 row_sum
    capture count
                         = 100
                         = 100
    comparison count
    ignore count
    error count
    stuck in dut fifo
                         = 0
    stuck in golden fifo = 0
Info: scverify_top/user_tb: Simulation PASSED @ 2604 ns
** Note: (vsim-6574) SystemC simulation stopped by user.
```

2 EXERCISE 2

- We define again the same parameters for Catapult.
- We run the code and we get the following results from table.



- We try to insert pipeline to loop "LOOP" but it is not possible.
- This happens because calculation of fib[i] presupposes the calculation of two swelling elements, fib[i-1], fib[i-2]. So every iteration depends of previous calculations.
- So we remake out function like this:

```
1 template<int N>
2 void CCS_BLOCK(fibonacci)(int fib[N]) {
3
4    int a = 1;
5    int b = 1;
6
7    fib[0] = a;
8    fib[1] = b;
9
10    FIB_LOOP: for (int i = 2; i < N; i++) {
11        int c = a + b;
12        a = b;
13        b = c;
14        fib[i] = c;
15    }
16 }</pre>
```

• We run simulation and we get the following results:



• Finally we confirm the correct operation of our circuit via Questa Sim.

```
VSBM 2>run -all

$ SCVerify intercepting C++ function 'fibonacci<S>' for RTL block 'fibonacci_5'

$ Actual: 1 1 2 3 5

$ CORRECT!

$ Info: Execution of user-supplied C++ testbench 'main()' has completed with exit code = 0

$ Info: Collecting data completed

$ captured 1 values of fib

$ Info: HW reset: TLS_rst active 0 0 s

$ Info: severify_top/user_tb: Simulation completed

$ Checking results

$ 'fib'

$ capture count = 1

$ camparison count = 1

$ ignore count = 0

$ stuck in dut fifo = 0

$ tuck in golden fifo = 0


$ Info: severify_top/user_tb: Simulation PASSED 0 22 ns

$ ** Note: (vsin-6574) SystemC simulation stopped by user.

$ 1
```

3 EXERCISE 3

- The programm cannot merge two loops because they have different limits and some dependencies at sum's calculation.
- When we run simulation we take the following results from Table.



• We remake our code so that the Catapult could merge the two loops.

```
void CCS_BLOCK(two_loops)(int A[10], int B[100], int &res) {

int sum_a = 0;
int sum_b=0;

loop_1: for (int i = 0; i < 100; i++) {

if (i < 10) {

sum_a += A[i];

}

loop_2: for (int i=0; i<100; i++) {

sum_b += B[i];


res = sum_a+sum_b;
}

res = sum_a+sum_b;
}</pre>
```

• We run the code first without pipeline and then within pipeline(II=1).



• We observe that the Catapult merge the two loops.



• Finally, we confirm the correct operation of our circuit via Questa Sim.